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ABSTRACT
As the semiconductor technologies progress rapidly, the power densities and
switching frequencies of many power devices are improved. With the existing
technology, high frequency power systems become possible. Use of such a system is
advantageous in many aspects. A high frequency ac source is used as the direct input to
an ac/ac pulse-density-modulation(PDM) converter. This converter is a new concept
which employs zero voltage switching techniques. However, the development of this
converter is still in it infancy stage. There are problems associated with this converter
such as a high on-voltage drop, switching transients and zero-crossing detecting.
Considering these problems, the switching speed and power handling capabilities of the
MOS-Controlled Thyristor (MCT) makes the device the most promising candidate for
this application.
This report gives a complete insight of component considerations for building
an ac/ac PDM converter for a high frequency power system. A power device review is
first presented in Chapter Two. The ac/ac PDM converter requires switches that can
conduct bi-directional current and block bi-directional voltage. These bi-directional
switches can be constructed using existing power devices. Different bi-directional
switches for the converter are investigated Chapter Two.
Detailed experimental studies of the characteristics of the MCT under hard
switching and zero-voltage switching are also presented in Chapter Three.
One disadvantage of an ac/ac converter is that turn-on and turn-off of the
switches has to be completed instantaneously when the ac source is at zero voltage.
Otherwise shoot-through current or voltage spikes can occur which can be hazardous to
the devices. In order for the devices to switch softly in the safe operating area even
under non-ideal cases, a unique snubber circuit is used in each bi-directional switch.
Detailed theory and experimental results for circuits using these snubbers are
presented in Chapter Four.
In Chapter Five, a current regulated ac/ac PDM converter built using MCTs
and IGBTs is evaluated.
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CHAPTER I
INTRODUCTION
Since solid state devices has been introduced to industry, the controls of power
conversions, by means of power electronics, has become simpler and more efficient.
Recent work has suggested the use of 20kHz ac link for space station power distribution
[1,2]. With today's technology, the reduced size and mass of high frequency power
electronic circuits has made the 20kHz voltage source in space station possible.
Although power electronics technology is characterized by high power density and
efficiency, there are still problems such as switching transients, losses and stresses on
the semiconductors. Thus, the reliability of power converters and voltage sources at
space application is questioned. The objectives of this study are to minimize the effects
of these problems.
Ac/ac conversion is the main stream of this report because of the advantages of
using high frequency ac link. The technique of pulse density modulation (PDM) is used.
A converter using the technique work off either an ac or dc voltage source. If adc source
is used, it involves quasi-resonance [3] which, however, will not be discussed in this
report. An ac/ac PDM converter is a power converter using this new modulation
technique to synthesis low frequency voltage and current. It takes the advantage of
switching the devices at zero voltage crossing which minimizes switching losses. In
order to guarantee switching at zero voltage, fast switching devices are required in PDM
converters. Unfortunately, most switching devices trade off between speed and electrical
2Thereforeratings (e.g. maximum blocking voltage and maximum conducting current).
selection of switching devices is a main concern.
In most applications, mechanical power is the ultimate output therefore
electric motors are needed. Dc motors have been used because of the simplicity of their
control or if an ac source is not available, however, the expense of their high
maintenance cost is generally high. Ac motors, on the other hand, are rugged and have
low maintenance cost, and such features are especially important in space application.
Advanced research has made ac motors an alternative to dc motors. With today's
technology, availability of reliable ac source for space station is possible. Moreover,
many control schemes for induction motors such as field oriented control and direct self
control [4] have shown fast torque response.
Although control of ac motors will not be discussed in detail in this report, a
"portable" PDM ac motor drive shown in Fig. 1.1, will be presented. Command currents
ias*, ibs* and ics* are obtainable from most control methods like field oriented control.
Thus the PDM ac motor drive can become part of any control loop.
20kHz
ias*
ibs*
its*
PDM
CONVERTER
ias
Induction
motor
Fig. 1.1 PDM ac motor drive with portability for different control schemes.
3The simplifiedsinglephase PDMcircuit is shownin Fig. 1.2(a),which is just
one third of the PDMconvertershownin Fig. 1.1. A low frequency output of 4kHz is
used as an example. In practical applications, output frequencies are a lot smaller
compared to the ac link making the high frequency component easily filtered.
vacoj t+s2 Vout
(a)
Vac _ _ 20khz
I_AAAAAAAAAAAAAA .-
.Ivvvvvvvvvvvvvvv -i
_1!r-!iii-iMi-ii-i-i!-i-ii-i-i ii
s_h Fill i-!11rill FINI-I1-1I-I
Vout
Iout
41daz_ t
AAA AAA AAA
v vvv vvv vv "_
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(b)
Fig. 1.2(a) Simplified single phase PDM circuit. (b) Example of timing and control of
switches and low frequency output voltage, Vout and current, lout.
Statement of The Goals
Power electronic technology is characterized by higher efficiency, lighter
weight and higher power density compared to traditional power conversion technology,
4In spite of the many advantages of power electronic circuits a major portion of the
converted power is losses in the switching and conduction losses of the switching device.
Basically, to minimize switching losses, the switching devices should be
switched at either small voltage or small current. This can be achieved by switching the
device at zero-crossing of the ac input source voltage. A pulse density modulation
(PDM) converter, for example, minimizes the switching losses with zero-crossing
switching technique. However, there are problems associated with this converter such
as the requirements of fast switching devices and ability to turn-on at zero volts.
Conduction losses can be minimized by choosing low forward voltage devices.
However, the existing devices are either fast switching or low forward voltage but not
both. It seems no power device is the best for a PDM converter. This report will
address the issues of switching and conduction losses and give direction to selection the
switching device in ac/ac PDM converters.
Switching at or near the zero crossing of high frequency link can reduce
switching losses to a minimum. However, an inductive load forces the low frequency
output current to be continuous, as shown in Fig. 1.2, and in such cases the load can be
modeled as a low frequency current source. Both the switches sl and s2 should not be
opened at any moment, otherwise the load current source would be interrupted and large
voltage spikes would be induced across sl and s2 and may exceed the breakdown limits of
the switches. If both the switches are closed at the same time, they short the voltage
source and cause current shoot through which can exceed the current rating of the
switching devices. This requires extremely tight timing for the switches compared to the
conventional PWM inverter which has a freewheeling diode at each switch. Previously
this problem was avoided by delaying turn-on of the incoming switch and adding a
snubber capacitor across each switch as shown in Fig. 1.3. Although the rate of change of
voltage across sl and s2 is limited, the voltage held by the capacitors is discharged
5through the switches at turn-on. Shorting the capacitors before the devices are fully
turned on causes significant power dissipation in the devices. As a dual of the snubber
mentioned above, an inductor can be placed in series with each switch as shown in Fig.
1.4. In this circuit the turn-on of the incoming switch is advanced and the inductor
prevents the device from having an excessive shoot-though current. Unfortunately,
current in the snubber inductors is bi-directional, and a free-wheeling diode cannot be
connected in parallel with the inductors in order to avoid large induced voltage at turn-
off. Both the snubber circuits discussed above cause problems at either turn-on or
turn-off. Therefore there is a need to search for better and improved snubber circuits.
This issue is addressed in this report.
Fig. 1.3 Capacitors used as snubber to prevent voltage spikes across the devices
Fully controlled power devices, like BJTs and MOSFETs, do not have bi-
directional voltage-blocking capability. Therefore fully controlled bi-directional
switches are made up by combining diodes with the controlled devices. There are
different configurations of such bi-directional switches. However, the advantages and
disadvantages of these configurations are not fully investigated. In this report an
attempt is made to characterize the trade-offs involved in choosing bi-directional
switches.
6The MOS-controlled-thyrister (MCT) emerging as a new power device that
combines power density, low losses and fast switching device which may make the best
candidate for PDM converters. However, it has been reported that this device is unable
to turn on at zero voltage and considered not suitable for PDM converter [5]. This
report gives a better understanding and solve the problem of zero voltage switching.
Fig. 1.4
vac "" I lout
Snubber inductors in series with switches to limit shoot through current
CHAPTER II
SWITCHINGDEVICES
The selection of power devices for power converters is based on speed,
capability of switching at zero voltage, loss and power density. Loss and power density
are especially important if an expensive electrical power such as by space power, which
is estimated to be more than $500/kWh to be generated [1]. There are trade-offs
between switching speed, ratings and losses. In the following section, the some major
power devices will be reviewed and compared briefly. The newly emerging devices such
as IGTs and MCTs will also be introduced.
2.1 DEVICES OVERVIEW
Metal-oxide-semiconductor field effect transistors (MOSFETs) and bipolar
junction transistors (BJTs) are the major categories of fully controlled power devices.
Although they have been used in power circuits extensively, when it comes to an ac/ac
PDM converter for space power applications, the switching speed of the BJTs and the
ratings of the MOSFETs become questionable. To improve upon these devices a hybrid
device , the insulated-gate-transistor (IGT), was developed that obtains the switching
characteristics of a MOSFET and the current density of a BJT. These power devices will
be briefly discussed in the context of their application in ac./ac converters.
Power MOSFETs
A Power MOSFET, shown in Fig. 2.1, is a majority carrier switching device.
Majority carrying devices are faster because minority carriers do not need to be
7
8injected or removed from the device. It is controlled by its gate voltage, rather than
current, therefore requiring a simpler gate drive circuit,
G
-t-
D
G m
VGs_
S S
iD
Fig. 2.1 Circuit symbol for (a) N-type, (b) P-type MOSFET
When on, the device looks like a resistor of value Ron which consists of two parts.
The first part is called channel resistance which, also, exists in all signal level
MOSFETs. The second part is the extended drain resistance which is unique to power
MOSFETs. Extended drain region is needed for sustaining high voltage, usually above
100V, and the higher the voltage rating the longer the extended drain region. Since
extended drain is lightly doped it constitutes a higher resistance and dominates the
resistance of the device. This resistance is represented by (2.1) [6], where VBR is the
reverse break-down voltage.
VBR 25
Ron ¢z Area (2.1)
Many power MOSFETs can typically be turned on and off as fast as 30ns which
is ideal for 20kHz ac/ac PDM converters. The on-resistance, however, limits the power
density and increases losses. These are considered drawbacks of the device in this
9application. In general, one has to sacrifice the breakdown voltage rating for drain
current rating or vice versa. For example, a 1000V MOSFET can carry only 1A but a
50V MOSFET can carry 75A or a 200V MOSFET can carry 30A. With these rating,
MOSFETs have relatively low power density compared to power BJTs.
Power Bipolar-Junction-Transistors (BJTs)
The Power BJT (Fig.2.2) is a minority carrier device in which current
essentially conducts by diffusion. While on, a power BJT requires continuous base
current iB > iC/hFE, where ic is the collector current and hFE (or/3) is called the dc
current gain which in power BJTs has typical values of 5 to 20. Although hFE decreases
quite rapidly at high collector current, it stays fairly constant below the rated current
of a power BJT, IC(max). Unlike a MOSFET, when fully on or saturated, a power BJT
acts like a voltage source with a value of VCE(sat) opposite to the polarity of the
collector current, ic.
iB
(a) (b)
Fig. 2.2 Circuit symbol for (a) NPN, (b) PNP BJT
10
A power BJT supports forward voltage blocking capability. The blocking
capability is due to the lightly doped n-region in the collector. It is relatively resistive
until it is conductivity modulated. The large n-region required to block high voltages,
however, require injecting more excess carriers to turn on. Thus during turn off these
addition carrier must be removed. The cost for higher blocking voltage is higher on-
voltage drop, slower switching, longer voltage rise-time and current fall time. In
addition, there is a significant change in turn-on and turn-off times at different current
levels. Therefore, a power BJT should not be used as a switching device in a power
converter that requires critical timing, such as an ac/ac PDM converter.
One method used to avoid hard saturation and thereby speed the turn-off is the
Bakers Clamp[7]. An example of such a circuit is shown in Fig. 2.3. This circuit has
the disadvantage of increasing forward drop and thus increasing power losses.
Another disadvantage of power BJTs is that the dc gain at higher current levels
decreases, thus resulting in higher power requirements from the drive circuits.
Thyristors
Although a thyristor is not a fully controlled switching device, its ruggedness,
current density and bi-directional voltage blocking capability makes it still very
common in many high power circuits. Fig. 2.4 shows the symbol and model of a
thyristor; it consists of one PNP and one NPN transistor. To turn-on, a thyristor needs
to be forward biased and have a gate trigger current pulse, ig. This enables the two
back-to-back power BJTs to be in the self-regenerative mode. When in the self-
regenerative process, the base of each transistors is driven by the collector of the other.
Either reverse biasing or zero current can turn the device off. When turning a
thyristor off, a delay time tq (about 5-10p.s for fast thyristors) is needed before the
thyristor regains forward voltage blocking capability. When off, the combination of NPN
11
Fig. 2.3 Using a Baker's Clamp Circuit to avoid hard saturation
and PNP can block high forward voltage and their long base can block reverse voltage. In
most cases, turn-off of thyristors requires commutation circuits which reverse biases
the devices for at least tq seconds so that the devices leave self-regenerative mode.
Usually a commutation circuit dissipates some power, proportional to the switching
frequency. This makes thyristors not practical in high frequency switching circuits.
Similar to thyristors, GTOs ( Gate Turn-Off thyristors ) have high forward
voltage blocking capability and current density. The reverse blocking voltage is,
however, small. GTOs are used for high power applications in which devices with
_riA i
ig _
Cathode
Fig. 2.4 Thyristor symbol and model.
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blocking voltage capability of over 1000V are required. Turn-on is like that of
thyristors, but turn-off is achieved by a reverse current pulse out of the gate. The
actual turn-off mechanism is very complicated and will not be discussed here. Turn-off
current gain l_off, iA/ig, ranges from about 0.2 to 0.5. Therefore, to turn off a high
anode current, the drive circuit needs to supply high current pulses. The switching
speed of GTOs is limited to about 10kHz.
Insulated-Gate Transistors (IGTs)
At this point, it can be concluded that majority carrier devices have the
advantages of high switching speed and are easy to drive, whereas minority carrier
devices have the advantages of high blocking capability and high current density. By
combining these devices, the advantages of both might be obtained. For example, the
(Insulated-Gate-Transistor) is a hybrid device that combines the advantages of both
MOS and Bipolar devices. Figure 2.5 shows the structure and model of an IGT.
Like other power devices, the IGT has a lightly doped drift region which is
required to block the forward voltage when the device is off. When there is a positive
voltage applied across the gate to emitter terminals, a channel is created in the p-base
which lets the minority carrier injected into the N-drift region. Although the IGT is
modeled as a MOSFET and a PNP power BJT in a Darlington structure, the turn-on and
turn-off mechanism are not the same as in power BJT. When off, the P+ substrate, n-
drift region and the P base in IGT acts like two back-to-back diodes. Since the n-drift
region is lightly doped and relatively longer than that in ordinary diodes, these two
diodes can block bidirectional voltage.
The blocking voltage of the two diodes can be asymmetrical in higher current
rating IGTs. This is because the n-drift region is shorter in order to reduce the on-
resistance. The breakdown voltage is then reduced. However, the addition of n+ buffer
13
(not shown) prevents punch-through breakdown when the device is blocking forward
voltage but it does not protect the reverse breakdown.
To turn the device on, a positive gate-to-emitter voltage is applied and a
channel is then induced in the p-base. Majority carriers are injected into the n-drift
region through the channel whose resistance will be decreased as more and more
majority carriers collect in this region. This is because the n region is under high level
injection or conductivity modulation, which behaves like a forward biased PIN diode [6].
The main difference between a Darlington structure and an IGT is that the MOSFET,
rather than the collector of the pnp transistor, contributes to a major part of the total
device current. The voltage fall time during turn-on depends on how fast the n-region is
conductivity modulated.
Turn-off of an IGT is achieved by applying negative gate to emitter voltage.
The collector-to-emitter voltage rise time is as short as in a MOSFET because only the
channel carriers are needed to be removed. However, the current fall time is known to
have tail due to the excess carriers in the n-drift region. With the IGT structure, there
is no way of applying reverse voltage to the base emitter junction to help remove excess
carriers in the n drift region. The only way is by recombination which will take a
longer time.
Although IGTs has the best features of MOSFET and BJTs, that is voltage-control
and high current density, the on state voltage drop due to the MOSFET at high currentand
the current tail at turn off still constitutes power losses especially at high switching
frequencies. A better device should then have the best features of IGT but low and
constant on state voltage drop. The MOS-Controlled Thyristor(MCT), a newly emerging
double mechanism hybrid device, may meet the requirement for a better device.
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Fig. 2.5 (a)The circuit symbol, (b) simplified Model and (c) structure of IGTs
2.2 The Mos-Controlled-Thyrsitor (MCT)
Current research in new device technologies has led to devices that combines
the power handling capability of thyristors and the fast switching characteristics of
power MOSFETs. In particular the MCT, a newly emerging device that combines the high
current density and ruggedness of a thyristor with the ease of control of a MOS gate,
continues to be the promising power switch for the next decade.
develop the static and dynamic characteristics of the MCT.
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Researchers continue to
The MOS-Controlled-Thyristor (MCT) is double mechanism device. It can be
modelled as two MOSFETs and a thyristor as shown in Fig. 2.6. The on-MOS and off-MOS
in the model are p-channel and n-channel respectively. As described above, turn-on of a
thyristor requires only a current pulse which triggers a self-regenerative process.
However, the MCT is a level turn-on and turn-off devices which does not reflect the
characteristic of a thyristor and will be explained later.
To understand the operation of an MCT, one should start from the switching
mechanism of the MOSFETs and BJTs. As a negative voltage, VAK, applied to the gate
relative to the anode, the PMOS is turned on, thereby, the base of the npn transistor will
be shorted to the anode and then supplied with plenty of base current. Since the NMOS is
off, the base of the pnp transistor becomes the only path that supplies current to the
collector of the npn transistor so that the pnp transistor is also turned on. Thus a self-
regenerative process by these transistors keeps the MCT on. This mechanism is similar
to that of a regular thyristor. Due to its lhyristor structure the MCT has a lot higher
current density than the similar device IGT.
Note that even if an MCT has been latched on, the gate voltage, VGA, has to,
remain negative. This is because the off-MOS should be completely off and not interrupt
the self-regenerative process by sharing current with the base of the pnp transistor_
Unlike a thyristor, the trigger current is not supplied externally but through
the p-channel from the anode. There must be some threshold voltage across the anode to
cathode, VAK, and should be high enough to start a regenerative process. This threshold
voltage has been reported to be as high as 90V for some MCTs [7], which makes the
device not suitable for zero-voltage-switching circuits like PDM converters. This
problem will be discussed and solved in a later chapter.
,no ......Oa e FET
 channOnET chnneCa h
n÷ I Ca_e
(a) (b)
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Fig. 2.6 (a)The circuit symbol, (b) the model and (c) the layout of an MCT.
Turn-off of MCT requires a positive gate voltage, VGA, to turn the NMOS on and
the PMOS off simultaneously. As the NMOS is turned on, the emitter is then shorted to
the base by the low resistant n-channel. VEB of the pnp transistor becomes less than the
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necessary on-voltage (forward voltage across a pn junction), thus there is no base
current to keep the transistor on. As a result, the pnp transistor no longer supplies
current to the base of the npn transistor, and the self-regenerative process is then
stopped. After all the excess minority carriers in the bases of both transistors have
recombined, the MCT is turned off. When off, the gate voltage, VGA, has to remain
positive lest the PMOS might re-trigger the base current of the npn transistor.
Because of the channel resistance, at some high current level, the NMOS may not
be able to force an active short circuit across the emitter and the base of the pnp
transistor due to its channel voltage drop. The MCTs, therefore, cannot be turned off by
the gate at too high of current. It also needs higher gate voltage to turn off higher
current.
With its thyristor characteristics, the MCT has potential symmetric bi-
directional voltage blocking capability. However, the reverse voltage blocking is still
under research.
The features of an MCT are summarized as the following: gate-voltage turn on and
off, low power gate drive circuit like a MOSFET, high current density, ruggedness, low
and consistent forward voltage drop, asymmetric (but potentially symmetric) voltage
blocking capability. Even though the switching speed is less than 50kHz, with its best
features of both the MOSFET and thyristor, the MCT still closest to the ideal switch
among the existing power devices.
2.3 The MCT in Bi-drectional Switch Configurations
Bi-directional switches are used in power electronic circuits that deliver
reactive power and have ac voltage source input, for example, ac/ac converters. Except
for the triac (Fig. 2.7), most power devices do not have bidirectional current conduction
and voltage blocking capabilities. However a triac is not a fully controlled device, that
is, it cannot be turn-off by applying a gate signal. Therefore, construction of
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bidirectional switches often needs additional power diodes to block reverse voltage.
Different configurations of these switches will be considered in this section.
Fig 2.7 Circuit symbol of a triac
In Fig. 2.8, there shows four major kinds of bidirectional switch
configurations. Although in the figures it shows only MCTs, the switching devices in
these configurations can be any fully-controlled devices. Each configuration has its
advantages over the other and will be briefly discussed.
All the diodes in Fig 2.8(a), (b) and (c) are responsible for blocking reverse
voltages. If a device has bi-directional voltage blocking capability, it can be used in the
configuration of Fig 2.8(d) and no series diode is needed. The main advantage of the
circuit in Fig 2.8(d) is that it has the minimum forward voltage drop out of all other
configurations.
Many power devices have built-in anti-parallel diodes as shown in Fig.2.9. In
some cases, if these diodes cannot provide satisfactory performances, they should be by-
passed by connecting as in Fig 2.8(a) and (c). Conversely, if these built-in diodes can
be used in configuration Fig. 2.8(b), the two external diodes are not necessary thus the
circuits cost less and have smaller size. The difference between Fig. 2.8(a) and Fig.
2.8(b) is a common node in the middle.
To turn on the switches in Fig. 2.7(b) and (c), only one gate signal is needed.
The main features of each configuration are summarized in Table 2.1.
1D1 D1
M2
(a)
!
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Fig 2.8 Bidirectional switch configurations
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!
DQI
Fig. 2.9 Examples of power devices with built-in anti-parallel diodes.
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Number of
isolation gate
drive circuits
needed
Forward
Voltage Drop
Requirement
of devices able
to block
Bidirectional
voltage
Number of
switching devices
required in a 3-
phase ac/ac PDM
circuit
Fig 2.7(a)
Fig 2.7(b)
Fig 2.7(c}
Fiq 2.7(d)
2 VM + VD No 2
1 VM + VD No 2
1 VM + 2VD No 1
2 VM Yes 2
Table 2.1 Summary of the Bidrectional switch configurations
High forward voltage drop contributes to significant power losses which are
always the main concern in many converters. Therefore configuration (c) should not be
used in high power circuits due to its high forward voltage drop ( one device plus two
diodes ). If bidirectional voltage blocking devices are available, configuration (d) should
always be considered first because it has the lowest on-voltage.
If MCTs are used in a three phase ac/ac PDM circuit as in Fig. 2.10, the switch
configurations in Fig. 2.8(d) can be used. Twelve MCTs are used. As mentioned before,
the best feature of this configuration is the low on-voltage drop which the on-voltage of
an MCT and is about 1.2V at 60A [Appendix A].
The number of isolated gate drive circuits needed to control one single switch
does not reflect the number of those in a three phase converter. For example, although
the converter of Fig. 2.11(a) needs twelve gate drive circuits, only five isolated power
supplies are needed because there are five nodes sharing common anodes (one in the top
rail, one in bottom rail and three in the middle).
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This configuration requires the MCTs to have bi-directional voltage blocking
capability, but the currently available MCTs do not have the reverse blocking capability.
Therefore the next best bidirectional switch configuration was used. External diodes
were needed to block the reverse voltage. Fig. 2.11 shows two possible ac/ac PDM
converter circuits using the switch configuration in Fig. 2.8(b). Although extra diodes
are added and will contribute some voltage drop, both Fig. 2.1 l(a) and (b) have an on-
voltage only about 2V at 60A which is still very low compared to many other existing
power devices, e.g a thyristor.
The converter shown in Fig. 2.11(a) obviously requires six isolated power
supplies and six gate drive circuits to control six bi-directional switches. As the
( Vac i
Vc
Fig. 2.10 Three phase ac/ac PDM inverter using twelve MCTs. It requires the MCTs to
be able to block voltage in both forward and reverse direction.
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converter shown in Fig. 2.11(b) has five common anodes, it only needs five isolated
power supplies. Although it saves one power supply, it needs twelve gate drive circuits
because the two gates in each bidirectional switch cannot be shorted together. Roughly
speaking, six more gate drive circuits is about the same cost Of one simple power supply.
In practical cases, from the size and weight point of view, saving one power supply is
more preferable. However in this research, enough power supplies are available, size
and weight are not the issues. Using six control signal is actually better for researches
because it makes it easier for trouble-shooting. The circuit shown in Fig. 2.11(a) are
used in this report.
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Vb
Vc
(a)
Va
Vb
(b)
Fig. 2.11 Three phase ac/ac PDM inverter using twelve MCTs and twenty four diodes.
They do not require the MCTs to have bidirectional voltage blocking
capability. (a) Six isolated power supplies are needed but only six drive
circuits. (b) Needs five isolated power supplies but twelve gate drive
circuits.
CHAPTER III
TESTING OF MOS-CONTROLLED THYRISTORS (MCTS)
Although commercial MCTs were not yet available during the time of this
research, samples of developmental TO-218 packaged MCTs were obtained from Harris
Semiconductor TM. The samples were tested and studied in two prototype circuits; a do
chopper with current source load (Fig. 3.1) and a single phase 20kHz resonant ac link
PDM converter with 4kHz current source load (Fig. 3.2). Both the prototype circuits
were switched at 20kHz, which is the frequency used in in space station applications.
The primary purposes of testing the devices are to characterize the transient behaviors
under hard and soft zero-voltage switching conditions. The test results were used to
predict and analyze the advantages and disadvantages of using MCTs in a three phase ac/ac
pulse-density-modulation (PDM) converter. The samples used in this research has
IRMS= 60A and VDRM = 600V which gives a very high power density for a TO-218
packaged device. Additional information about the sample MCT is shown in Appendix 1.
3.1 Testing of MCT under hard switching
3.1.1 Procedure
The prototype dc/dc down converter using an MCT is shown in Fig. 3.1. The
diode used in this circuit is an ultra-fast recovery one and can match the switching speed
of an MCT. The output voltage is controlled by the duty ratio (D) of the MCT. Such a
circuit is found in applications like dc motor drives, automotive power supplies, battery
chargers etc. In this test circuit, the time constant L./R = 800,u.s is much larger than
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FIG. 3.1 A dc/dc down converter.
Mac
FIG. 3.2 A single phase PDM converter.
the switching period, Ts = 50p.s, therefore the load current is continuous, has low
ripple and can be modeled as a current source. Since the diode is reverse biased as soon
as the MCT is turned on, It forces the device to pick up the load current immediately. At
turn-off,the MCT has to block a forward voltage, Vdc, instantaneously. Although the
ultimate goal was not to use any hard switching topology in the converter, the objective
of this circuit is to find the gate drive requirement, capability of switching at 20kHz and
.r
understand more about the characteristicsof the device.
From the data sheet supplied by Harris SemiconductoP', a typical turn-off loss
at 300V and 120A is about 30mJ. The maximum power dissipation of the device at the
room temperature, 25°C, is 208W and will derate at 1.67W/°C above the room
temperature. Clearly, with this much turn-off loss the MCT is, however, not able to
switch at 20kHz at the same power level as the Harris Semiconductor TM test circuit
unless a high wattage turn-off snubber is used. Therefore, in this hard switching
experiment, the intended voltage and current levels were not close to the maximum
rating of the device.
Because the device was assumed to be MOS-gated, the gate drive circuit was
similar to that of a MOSFET. A simple signal-level BJT push-pull gate drive (Fig. 3.3)
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Fig. 3.3 A simple push-pull gate drive circuit.
was, therefore, used in this experiment. The circuit rise time of the gate signal was
0.2us without the MCT and 3us with an MCT connected.
3.1.2 Results and Comments
In the beginning, a number of failures of MCTs were encountered while the
circuit was operating below 10A and 50V. Also, there was a thermal runaway problem.
Although most of the time, the MCTs could survive thermal runaway, the damage was
first assumed to be related to excess thermal dissipation at 20kHz.
Two possible problems might have caused the excess thermal dissipation: (1)
the device not being fully turned on or off, (2) the requirement of a turn-off snubber.
However, it was obvious that the device fully on when it was supposed to be on.
Tho reduce the device failure rate both procedures and circuits were modified.
Additional care was also taken when handling the MCTs. A cooling fan was installed to
increase the rate of air-flow. The turn-off gate voltage, VGA, was increased from 10V to
15V so that the device would turn off harder. A turn-off snubber circuit was also added
in parallel with the free-wheeling diode, as shown in Fig. 3.4. The capacitor limited the
rate of change of voltage across the MCT so that IA*VAK became smaller at turn-off. The
mechanism of this snubber circuit will be discussed in Chapter Four.
V
+ VAK-
|I
+
0.1 _F vc
10_ L = 2mH
R= 1.,5_
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Fig. 3.4 Turn-off snubber connected in parallel with the diode to limit the dVAK/dt when
the MCT is tumed off.
Ithadalso been found that in order to switch the device safely the gate signal
should have a fast rise time of about 200ns [8]. This is required to have all the cells in
the MCT act in unison and thereby avoid "hot spots" [9]. The gate-to-anode has a static
capacitance of about 0.01uF. In order for the gate voltage changes from -20V to +20V in
200ns or less, the drive circuit should be able to supply 2A and have a large bandwidth.
The drive circuit of Fig. 3.3 is, however, unable to provide that high of a rise
time. An improved drive circuit (see Fig. 3.7) was designed to meet the requirements.
In addition to the conventional push-pull transistor pair, the output stage has two
complementary power BJTs, ECG377 and ECG378, with fT = 50MHz, so that the gate of
the MCT was driven by both the collectors of the power BJTs and the emitters of the
signal transistors. In the first amplifier stage, the transistor was switched between
cutoff and saturation. The collector and emitter resistors are used as a voltage divider so
that the output of this stage is either at 15V(cuttoff) or -10V(saturation)
After the changes were made, some improvement was observed. The power
could be pushed to a higher level before thermal run-away happened and no more
failures were encountered in the hard switching test circuit. The MCT was then
switching at 20A and 70V (which is the maximum output voltage of our dc supply at this
high of load current) at 20kHz. Figures 3.5 and 3.6 shows the current and voltage
waveformso
The current waveform in Fig. 3.5, without a turn-off snubber, has a longer
tail at turn-off compared to that in Fig. 3.6. Without a turn-off snubber the thermal
dissipation caused the temperature to increase. As the device temperature increased, it
took a longer time for the excess minority carriers in the base to recombine thus
causing a longer current tail and more thermal dissipation at turn-off. This further
increased the temperature which and, in turn, increased the current tail.
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To summarize the hard switching experiment, the MCT dissipated power at
turn-off that could cause thermal run-away. A turn-off snubber was needed at high
switching frequencies. The gate drive should be able to provide a rise time of 200ns so
that the MCT could be switchedsafely•
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3.2 Testing of MCT under soft switching
As mentioned above, theoretically MCTs cannot be turned on at zero-voltage.
Also, it had been reported that the MCT requires as high as 90V threshold cathode-to-
anode voltage to turn-on [7]. In spite of the problems of switching an MCT at zero-
voltage, the main objective of this experiment was to test the device under zero crossing
switching, however, with a different test circuit than in [7]. With the new circuit it
was anticipated better results might be obtained.
A Mapham Inverter [10] was used to supply the 20kHz voltage for the single
phase PDM circuit that shown in Fig. 3.2. A series RLC load (instead of an RL load
mentioned in Chapter One) is connected to the single phase PDM converter as shown in
Fig. 3.8. The resonant frequency of the load was tuned to 4kHz with a very narrow
bandwidth which gave 4kHz sinusoidal current source load (lout). Zero-voltage with
non-zero-current switching behavior was observed. Figure 3.9 shows the idealized
waveforms and conlrol signals to the switches $1 and $2. Note that each switch consists
of two MCTs and two diodes. This bi-directional configuration was discussed in Chapter
Two.
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3.2.1 The Block Diagram
A schematic of the single phase PDM converter is shown in Fig.3.10. The
output of the Mapham inverter is the 20kHz high frequency ac link, Vac, as shown in Fig.
3.9. $1 and $2 are switched at zero crossings of the high frequency ao link.
3.2.2 The Zero Crossing Detector With Compensation
Note that the duration of every half-cycle of Vac is only 25usec. Without
compensating for the delays in the control logic, the gate drive circuits and the MCTs,
using a simple comparator type zero-crossing detector may cause an error significant
enough that zero-voltage-switching cannot be achieved. For example, a delay of
4.17usec(30°) makestheconverterswitchathalfof thepeakvoltageofVacinsteadof
nearzerovoltage.
A moreprecisezero-crossingdetector,asshowninFig.3.11,wasdesigned
for applicationswherecritical timingis required. The circuit consistsof a slope
detectorandacomparatorwithhysterisis.Itsimplyshiftsthezero-levelbysomesmall
voltageaccordingto signsof the slopeof the inputsinewave,thereforeinsteadof
detectingzero-crossings,it detectsbeforezero-crossings,thereby,the delaysare
compensated,anexampleisshowninFig.3.12. The clock, "CLK", from the output of
the zero-crossing detector is needed by the sequential logic circuit.
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3.2.3 The Control Logic Circuit
As can be seen in Fig. 3.9, the controls signal to $1 has the sequence of
"10101 10101 10 ...... " and the control signals for $2 is just the inverse of $1. This
sequential signal is obtained using a ring counter. The signal repeats every five clock
pulses, i.e, it has five states. A 4-bit counter, 74163, was used because it can store up
to 16 states. The timing diagram for the outputs of the counter and the required signal of
$1 are shown in Fig. 3.13. To find a Boolean expression for $1 in terms of CLK, Q0, Q1
and Q2, a Kanaugh map, shown in Fig. 3.14, was used. It is found that $1 = CLK e Q2 +
Qo QI. The logic circuit shown in Fig. 3.15 is used to generate Sl and $2 ( -- $1' ). Note
that Q3 needs not to be used because this circuit does not store more that five states.
One should keep in mind that CLK is the output from the zero-crossing detector
discussed in the previous section. Rising and falling edges of the $1 and $2 are, of
course, synchronized with CLK and therefore the zero-crossings of the high frequency ac
link, Vac.
$1 and $2 are sent to the inputs of two isolated gate drive circuits. The same gate
drive circuits as shown in Fig. 3.7 from previous section are also used in this
experiment. Unlike in the dc chopper experiment, each drive circuit has to drive two
MCTs (because each bi-directional switch consists of to MCTs and two diodes).
time of the gate voltage became longer, but it increased only to about 250ns.
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3.2.4 Results And Discussions
The experimental output waveforms of the ac/ac converter agreed with what was
expected in the idealized waveforms of Fig. 3.9. The adjustable zero-crossing detector
which compensates the delays, the MCTs were switched at zero-voltage. The MCTs being
switched at zero-voltage performed satisfactorily.
However the Mapham inverter failed to provide an ideal 20kHz ac source, the
voltage and current were limited to a fairly low levels due to saturation and overheating
of the resonant inductors in the inverter (appendix III presents some basics about this
resonant inverter). The peak voltage and current across the MCTs were only about 70V
and 2A respectively. Heat dissipaled in the MCTs was unnoticed. The voltages across Sl
and $2 are shown in Fig. 3.16. As seen in Fig. 3.17, there is a turn-off delay of about
1.7ms. Therefore, during the delay time $1 and $2 are both on, but this does not
constitute a shoot-through problem because the voltage across the switches is
essentially zero. During turn-on, it is found that the forward voltage drop across each
switch is 1.8V including a diode voltage drop. Fig. 3.19 shows the transient switch
currents is1 and is2. It agrees with the results form the simulation [8] except that it
has a longer turn-off time and high frequency ringing. The turn-off time was caused by
a longer turn-off delay than was predicted in the simulations. The ringing was caused by
the lead inductances reacting with the device capacitances.
As was pointed out earlier the drawbacks of this converter are the requirements
of critical timing for switching, and that devices must withstand higher voltage blocking
capabilities compared to those of a PWM converter. The timing is critical because each
half cycle of Vac has only 25p.s. If the turn-on and turn-off delays were known and
consistent, fixed delay compensations could still be used. At the current level in this
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experiment the turn-off delay was found to be 1.71.ts but as mentioned in the previous
experiment, like most devices, the delay times changed at different current levels. In
addition, turn-on of one switch and turn-off of the other in one leg have to happen
instantaneously. The possible problems that caused by the timing will be discussed in
detail in the later chapters.
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Fig. 3.8 An RLC filter acts like a 4kHz current source load
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Fig. 3.9 Idealized timing and control of the switches.
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Fig. 3.11 Zero crossing detector that can detect before zero crossing
38
Input
Sinwave
r
/tcf
CLK
m
Output
of the
Zero
Crossing
Detector
Fig. 3.12 Illustration of the adjustable zero-crossing where Vn and Vp are the adjustable
"zero-levels"; tcr and tcf are the positive- and negative-going zero-
crossing compensations respectively.
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Fig. 3.13 Timing diagram for the outputs of the ring counter and the control signals of
$1 and $2
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As mentioned above, the MCT is a latching device and has a problem turning on
at zero voltage. However, in the zero-voltage switching experiment, the bi-directional
switches were able to turn on at the zero crossings. To explain this, one should start
from the structure of the bi-directional switch configuration used in this experiment.
The bidirectional switch used has a back-to-back diode pair in each switch which helps
turn the devices on at zero crossing.
Since only one bi-directional switch can be on at a time, the voltage across the
one that is off is then at the high frequency ac link voltage, Vac, and the scenario is
similar to that in Fig. 3.20. The voltage drop across the switch that is on is assumed to
be negligible and therefore not shown in Fig. 3.20. Note that there are two parasitic
capacitors shown in the figure and they play an important role. The initial voltage
across the parasitic capacitor has to be zero because this switch has been on. Vac will
charge one of the parasitic capacitors (through the other diode) during the first quarter
cycle, then the other capacitor will be charged during the second quarter cycle. After the
first half cycle, the voltage across each of the capacitors will still be sinusoidal but
never cross zero voltage. The diode voltage therefore has a dc offset and the waveforms
are shown in Fig. 3.21. As can be seen in Fig. 3.21, at each the zero crossing of the high
frequency link, the voltages across the devices are always half of the peak of Vac. In
another words, the devices will be turned on at half of the peak of Vac instead of at zero
voltage. Therefore as soon as an MCT is turned on a parasitic capacitor is discharged.
The discharge energy
1 Cd( Vac'peakl2
2 2 / (3.1)
is, however, very small because the parasitic capacitance, C d, is negligible.
Vac
Fig. 3.20
7
Vd2 d2
+
Vdl_ _ dl M?I_
Equivalent voltage across a bi-directional switch that is off.
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i Vac
/'kl
Fig. 3.21 Waveforms of ac link voltage and voltage across each device in a bi-directional
switch when off.
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Turn-on and turn-off failures of the device have been reported under zero
voltage switching tests. In many cases, it failed at low voltage and current level
compared to the rating of the device. The causes of failures are still uncertain. In an
effort to investigate the failure modes, the damaged MCTs were examined.
Under normal operation in our experiment, the devices do not have any
noticeable thermal dissipation, therefore, it can be concluded that thermal heating is not
a cause of failure. Except for some unexplained failures, it has been noticed that a device
would fail when some transient occurred in the circuit. Example transients are a step
increase of the resistance in the RLC load and misinformation mixed into the control
logic causing high frequency switching that does not necessarily occur at zero voltage.
Most of the damaged devices measured finite resistance of about 20.(2 to 30.(2
between gate to anode which seems to imply damage to the "MOS" part of the MCT. Some
of the damaged MCTs were still able to switch and block voltages below =30V This,
however, differs from case to case.
Since the damaged devices were still able to switch, often the failure could not
be detected until a high current drawn by the gate drive circuit was observed. When an
MCT failed, the negative gate drive current went lower when the devices were switching.
Under these conditions it is believed that part of the anode current flowed into the gate
while the device was conducting.
CHAPTER IV
SNUBBER CIRCUITS FOR MCTS IN AN AC/AC PDM CONVERTER
4.1 INTRODUCTION
Conventional power conversions involve mechanically coupling systems. For
example, an ac/dc conversion requires ac and dc motors with one driving the other. The
mechanical movements often cause significant power losses, not to mention there
physical sizes and weights. One attractive feature of power electronics is very low
power losses compared to the conventional power conversions methods. With sufficient
maintenance (especially on a dc motor), the conventional system is fairly reliable. On
the other hand, the reliability of a power electronics system depends mainly on the
power devices being used. In order to guarantee the dependability of a power device,
there are a few things one should pay attention to: (1) the device's maximum current,
voltage and thermal dissipation ratings, known as the safe operating area (SOA) of the
device, (2) possible faults of the circuit like shoot-through current, voltage spikes,
etc. To reduce faults and protect the device, snubber circuits are used.
A snubber cannot reduce the total power losses (and most of the times it even
increases the total power losses) but it reduces the device power dissipation and
maintains the device within its SOA. Two kinds of snubbers used in ac and dc power
conversions will be discussed in the later sections
4.2 Snubber Circuits For Dc Bi-Directional Switches
The basics of turn-on and turn-off snubber circuits can be found in most
power electronics text books. In this chapter we concentrate on snubber circuits for
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MCTs. As found in the hard switching experiment in Chapter Three, turn-on of MCTs is
instantaneous and does not dissipate significant power by observation. What could cause
the device to operate out of the SOA is the current tail during turn-off. This current tail
at turn-off will in turn increase thermal dissipation and thus create a longer tail. If not
corrected, this problem will eventually make the MCT "run away" and become damaged.
Therefore, the suggested protecting device for an MCT is a turn-off snubber.
There are two kinds of turn-off snubber circuits, one is dissipative and the
other is non-dissipative. They both limit the rate of change of anode-to-cathode voltage,
dVAK
at turn-off. Consider the circuit shown earlier in Fig. 3.4. As the MCT is
dt
switched off, it becomes a high impedance path and, therefore, all the inductor current is
assumed to pass through the snubber capacitor and diode. Before turn-off, the snubber
capacitor voltage is equal to Vdc. The freewheeling diode will not turn-on until the
snubber capacitor voltage is discharged to zero. Therefore, before the freewheeling
diode turns on, the current through the capacitor is Iload and can be described as:
CsdVc = -Iload (4.1)
by integrating both sizes gives
Vc(t) = Vdc -lioad • t
Cs (4.2)
and since
VAK = Vdc - Vc(t) (4.3)
combining (4.2) & (4.3) gives
VAK = Iload * t
Cs (4.4)
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Figure 4.1 shows graphicallyhow the snubber circuits reduce the power
dissipationby decreasingdVAK/dtat turn-off.
IA
VAK w/o turn-off snubber
_A I w/turn-off snubberI load
Cs
VAK * IA turn-off
turn-off
energy loss w/o snubber
energy loss w/snubber
Fig. 4.1 A sketch of anode current IA and anode-to-cathode voltage VAK during turn-off
with and without snubber circuits. And comparison of power losses
The snubber capacitor will be charged to Vdc through the resistor when the
MCT is turned on. The energy dissipated in the resistor,Er, is equal to the energy stored
in the capacitor, Ec, and are given by
1
Er = Ec =_-Cs * Vdc2 (4.5)
The energy dissipated in the resistor is unrecoverable and therefore all contribute to
loss. The losses due to the snubber circuit (Ploss) at the switching frequency, fsw, is
PIoss = Er* fsw (4.6)
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The power loss in the snubber circuit and the increase in turn-off time are considered
as disadvantages of this kind of snubber circuit. If recovery of the power is important, a
non-dissipative snubber, as shown in Fig. 4.2, can be used to replace the dissipative
snubber. There is no dissipative element, like a resistor, in this circuit. The operation
of this snubber when placed a cross the free wheeling diode of Fig. 3.4 is similar to the
dissipative snubber but now the load current discharges two capacitors at turn-off
instead of one. At turn-on the dc voltage source, charges two capacitors and one inductor
in series without dissipating any power. However more components and larger sizes are
required in a energy recovery snubber circuit. If losses of power due to the snubber
circuit is not significant, it is better just to use the dissipative snubber.
CS
2
Fig. 4.2 A non-dissipative turn-off snubber circuit. This is connected in parallel with
the free wheeling diode.
4.3. Snubber Circuit for Ac Link Bidirectional Switches
As mentioned in Chapter One, the PDM converter takes advantage of switching
an MCT at zero voltage and thus minimizing turn-on and -off losses. It is not necessary
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to further reduce the switching losses by using snubber circuits. The reasons for
needing a snubber in this case are different than those in the dc chopper.
In an ac/ac PDM converter with inductive load, there are two possible faults
that may cause damage to the devices: 1) an instant of open circuit ,2) short circuit.
Due to the fast switching capability of MCTs, the fault could occur due to delays of turn-
on, turn-off or control of the gate-drive. In such situations soft switching will not be
achieved. Consider the simplified ac/ac PDM converter shown in Fig. 4.3 in which each
switch, $1 or $2, consists of two diodes and two MCTs. For example, a turn-on delay of
an oncoming switch causes a high impedance path for an inductive load. Therefore high
voltage spikes will appear across both switches $1 and $2 during that time.
The possible fault mentioned above will normally not happen in most of other
converters or inverters such as a pulse width modulation (PWM) inverter where
freewheeling diodes can always pick up the load current even when all the switching
devices are off.
The shoot-through current fault, is more of a concern in other power
electronic circuits. It is basically caused by a small turn-off delay in the off-going
switch, therefore there is a small instant when both switches are on and will short the
voltage source. In an ac/ac PDM converter this shoot through current is definitely
smaller than in a PWM inverter for the switches short a voltage around zero volts
instead of shorting the dc link in a PWM inverter. However in a 20kHz ac/ac PDM
converter, if the delay is 1.51J.s and the peak of the ac link, Vac, is 400V, with some
simple trigonometry calculation it is found that the switches are shorting -75V and still
very possibly cause high shoot through current. Since the source voltage is ac, this
current spike can either be positive or negative, this converter requires a snubber that
di
can protect _ in both polarities. Conventional solutions to this problem include delaying
the turn-on time of the oncoming switch and connecting an inductor-diode pair in series
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with the switches. Due to the nature of ac/ac PDM converters such as the bidirectional
conduction requirement, these solutions cannot apply to this problem.
Mac
20kHz
t=O
Iload
Fig. 4.3 An ac/ac PDM converter with simplified switches, $1 and $2 shown. Each
switches consist of two MCTs and Two diodes.
Theoretically, only an ideal case can guarantee soft switching. The ideal case
occurs when the turn-on of one switch and turn-off of the other happens simultaneously
at t=0, as shown in Fig. 4.3. A possible method to achieve this is to compensate the
known delays for turn-on and turn-off times accurately at the expense of complicating
the control and drive circuits. Unfortunately, the turn-on and turn-off delay times can
change as current and/or voltage levels varies, thus making accurate compensations
unfeasible. There is a need for a snubber circuit that can still maintain soft switching
under non-ideal conditions. In the following paragraphs, different snubber circuits for
different cases will be considered.
Case ! Perfect Switching Timing (Fig. 4.3): As said earlier, under perfect
switching timing (Fig. 4.3) and zero-crossing switching, an ac/ac PDM converter has
dv
negligible losses and a limited _" in the devices.
turn-off, under perfect switching timing, the
compared to that of other power converters.
necessary.
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Even when there is current tail at
losses in the device are still small
Therefore, a snubber circuit is not
Fig. 4.4
_.]$1 +
o,I vsw -2
20kHz _
Vac
_ Cs SZ
+
A turn-on delay of AT in $2 causes an instant of open circuit for the current
source load. Two snubber capacitors are used to keep the current continuous
and reduce voltage spike across the devices.
Case I! A turn-on delay of AT in the oncoming switch(Fig. 4.4): In this case,
the switches are both off for a time period of AT. The off state impedance of the switches
is very high and the inductive load current has to continue during this time, thus a
voltage spike will appear across each switch. The magnitude of this voltage spike
depends mainly on the parasitic capacitance of the devices. Since this capacitance is very
small, the voltage spike will be so high and can damage the MCTs.
With two snubber capacitors connected as shown in Fig. 4.4, the voltage spike
magnitude can be limited. The maximum possible value of the voltage across each
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switch, Vsw can be obtained by superposition of two voltages; one due to the ac source and
the other due to the load current:
I, , (4.7)
c_,= lllo,;,,TI
therefore IVsw(AT)_" ( 4.8 )
since AT is very small compared to a cycle of Vac, thus
Vac(AT) = [dVac t *AT
and at 20kHz
Mac(AT ) = 2_ (20* 10 3) * Mac,pea k * AT
(4.9)
(4.10)
Let Vac,pea k be 500V. If the maximum allowable voltage spike, load current and
possible turn-on delay are 400V, 20A and lp.s respectively, then, using equations
(4.7)-(4.10), the required snubber capacitance will be 0.03_F. Figure 4.5 shows the
transient voltage across each switch, Vsw.
Although the voltage spikes are limited to a permitted value, it can still cause
another problem. When the oncoming switch starts to turn-on at &T, it will short a
capacitor that has just been charged to 400V in the worst case. This discharging current
. di
is unbounded and its rate of increase, _', is limited only by the lead inductance. This can
damage the device in many cases.
The dc chopper, in the previous section, has a snubber capacitor which is
connected in series with a resistor-diode pair so that the charging (or sometimes
discharging) current is limited. In fact, a similar snubber can still be used in the
bidirectional switches like that in Fig. 4.6. This snubber circuit needs two resistors,
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20kHz
Mac
!
Vsw
,
!
I
AT
Fig. 4.5 Graphical representation of ac link voltage, Vac, and the voltage across each
switch during &T the turn-on delay.
two diodes and one more capacitor. By using the same analysis on the single capacitor
snubber, it is found that for every cycle of Vac, at least one of the capacitors will be
charged to the peak of Vac. Energy losses in this snubber circuit are much higher than
the one with a single capacitor on each bi-directional switch. A better way of limiting
this discharging current will be presented later in this Chapter.
For most devices, a large discharge current is considered damaging. However,
whether this will damage an MCT is questionable because an MCT has a thyristor
di
structure which can handle high current density and _. A recent study on MCTs
di
suggested that "the high _ and good hard turn-on capability allows use of a snubber
consisting of a capacitor alone, reducing snubber cost and simplifying the circuit"[9].
The maximum stored charge, Cs*VCs, that the MCT can discharge is, however, not
specified in [9]. Even if it is safe to use a capacitor snubber alone when used with MCTs,
there is still another disadvantage of this snubber is that it cannot protect the devices
from shoot-through current due to an instant of short circuit.
Fig. 4.6 Ordinary turn-off snubbers used in a Bidirectional switch
54
Case III A turn-off delay of AT in lhe off-going switch: Note that from Equation
(4.10), at 20kHz, one microsecond after zero crossing the voltage rises up to 1/8 of
Vac,pea k, --63V for example. If there is a one microsecond delay in the off-going switch,
the devices will be shorting the voltage source from 63V to 0V. the current through the
devices might rise unboundedly. Whether the current will shoot-through depends on
how ideal the ac source is. The ac source being used is just the output of a Mapham
inverter which is not an ideal source. When the source is shorted at zero voltage, the
currents and rate of change of currents through $1 and $2 can actually be limited by
either one of the resonant inductors, Lrl or Lr2, as shown in Fig° 4.7. Therefore this
fault will only delay a resonant cycle by AT as shown in Fig. 4.8. It can be seen that soft
switching is still maintained.
Mapham Inverter
I
!
D1 I
I
V_ I
--T2 Lrl ICr II
+
Lr2
Q2
I L2 D2
ac/ac PDM Converter
t = AT
I
SW_
+
t=O
Fig. 4.7 An PDM converter with a Mapham inverter as a voltage source.
, _ = ._. Vac
y \
\
vs_
J Ii /,,""-_sw2
W
Fig. 4.8 An example waveforms of voltages across the ac link and the switches during an
instant of short-circuit across the ac source.
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I load
Although an instant short-circuit fault at zero voltage will not cause problem
if the ac link voltage source is a resonant inverter, in the original interest of this
research, a stiff voltage source is assumed and needs to be considered. The following
discussions is about the possible shoot-through current caused by shorting an ideal ac
link source.
Figure 4.9 shows a PDM converter with a snubber inductor in series with
each switch. The purpose of these snubber inductors is to limit the shoot through
current due to a short circuit. The sizes of these inductors can be determined by
expressing the switch current in $1 and $2 as:
isw(A T) = ,1__ Vac(t ) dt
%
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(4.11)
Note that equation (4.11) expresses only the shoot through current without taking the
load current into account.
Equation (4.11) can be modified geometrically to
isw(AT ) = "1 area(0, Vac(AT), AT)
Ls (4.12)
where area(0, Mac(AT), AT) is defined in Fig. 4.10. The area under Vac from 0 to AT
can be approximated, for small AT, by
area(0, Vac(AT ), AT) = _ Vac(t_T)* t_T
Hence using Equation (4.9) - (4.13), the shoot through current at 20kHz is
3 2
10"10 lt*Vac,pea k*_,T
isw(_.T) =
Ls
(4.13)
(4.]4)
_,I $1 +
t=,,T Vs?l
.20kHz -_ Iload
Vac :
Fig. 4.9 A turn-off delay of AT in $1 causes an instant of short circuit for the voltage
source. Two snubber inductors are used to limit the shoot through current.
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Vac 20kHz
\
AT _-1 Mac(AT) * AT
2
Fig. 4.10 For small AT the area under the sinewave can be approximated by a triangle.
An interesting result from Equation (4.14) is that it does not need much
di_w(AT)
inductance to limit isw(AT ) and dt As an example, using the same parameter
from the previous case, i.e. AT = 1US and now the maximum permitted shoot-through
current, isw(AT), due to this fault = 10A, it is found that _ needs to be as small as
/
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disw(/,T)
only 0.78uH. Also, dt is limited to 80.6A/us which is far below the maximum
rating of the MCT (5000A/us).
Since current in the snubber inductor has to continue, a free wheeling diode is
connected in parallel with the inductor to avoid voltage spike caused by the sudden change
of current at turn-off. The snubber inductor and the freewheeling diode in a bi-
directional switch should be placed as shown in Fig. 4.11 so that the current always flow
in one direction however the direction of the current of the switch is. The free wheeling
diode, dfw, can always pick up the inductor current when the devices are off. It is known
from the above analysis, the size of this inductor is much less than a few microhenrys
and therefore it will not be too bulky for the circuit.
,_dl dfw M2_
1
Fig. 4.11 The best location of the snubber inductor and free wheeling diode in each
bidirectional switch.
Note that there is an advantage of using saturable inductor snubbers in this
case. First of all, the purpose of this inductor is to limit the possible shoot through
current caused by an instant of short-circuit at switching. When the switch is already
conducting current, the snubber is, in fact, not needed. A saturable inductor can provide
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the required inductance when the switch is just turned on. After the current passes the
saturation level, the inductance of the snubber becomes negligible and invisible to other
parts of the circuit. The energy stored by the saturable inductor is limited and causes
only a small voltage drop. Thus it has a small influence on the other parts above the
saturation level. Usually a saturable core has high permeability and needs only a few
turns to provide the required inductance for the snubber circuit so that it does not
occupy much space. Since the inductor stores only small energy, the free wheeling
diode, dfw, can discharge the snubber inductor current to zero through its on-voltage
during the off cycle of the switch. Thus, the snubber can always start with zero initial
current.
The inductive snubber is, in fact, this snubber is the dual of the capacitive
snubber. The disadvantages of the snubber are also the dual of that of the capacitive
snubber. It cannot protect the device from voltage spikes that caused by an instant of
open circuit. It can even cause voltage spikes due to a step change in the snubber
inductor current when the device is just turned on. A combination of both inductive and
capacitive snubbers may solve the possible problems associated with both snubbers used
alone and the faults discussed in cases ! and II. The proposed snubber is shown in Fig.
4.12, which combines the features of both capacitive and inductive snubber circuits.
The analysis for the proposed snubber circuit is more complicated than of each the
individual snubbers. The purpose of the capacitor is to limit the voltage spikes across
the devices at switching. The inductor limits the inrush current through the devices at
switching.
4.4 Analysis of The Proposed Snubber Circuit
A simplified circuit diagram of the proposed snubber circuit is shown in Fig.
4.13. As can be seen in Fig. 4.13, the snubber circuit itself is a resonant circuit which,
again, takes advantages of soft changes of resonating voltage and current. The snubber
Fig. 4.12
6O
kl1
_3 I--
H
Proposed snubber for the by directional switch which combines the features
of both capacitive and inductive snubbers.
20kHz
Vac
$1 Cs +
2 Vswl
,s T,Ioa
$2 -I-
Vsw2
Fig. 4.13 Simplified ac/ac PDM converter with proposed snubber circuit. Each snubber
inductor has a free wheeling diode (not shown) in parallel so no voltage spike
occurs across the devices at turn-off.
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inductors are also saturable because inductance is needed only when a switch is closed so
that the rate of change of current is limited. Since this snubber circuit consists of a
non-linear inductor, accurate quantitative calculations of resonance with the non-
linearity are tedious, a qualitative analysis is presented in the following.
Consider the two quasi-resonant circuits shown in Figs. 4.14 and 4.15. Each
circuit consists of an ideal capacitor, an ideal inductor and a diode with finite on-voltage
drop. In Fig. 4.14, a step current, Io, flows into the LC circuit at t=O. The diode is
reverse biased until the capacitor voltage reaches the on-voltage drop of the diode. From
a simple second order circuit analysis, the capacitor voltage and inductor current of Fig.
4.14 can be found as
Vc(t) = Io* ,_ *sin(cot) (4.15a)
IL(t) = Io * (1- COS(Cot)) (4.15b)
where
Co _
1
(4.15c)
However, Equation 4.15 describes the voltage and current only before the capacitor
voltage forward biases the diode, because when the diode turns on it clips the capacitor
voltage and discharges the inductor through its on voltage drop, Vdo n. The rate of change
of the inductor current can be expressed as
diL =. Vdon
dt L (4.]6)
The waveforms of voltage and current are described in Fig. 4.14.
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Fig. 4.14 Voltage and current response for a step current input to a parallel LC and
diode circuit.
To better represent the behavior of the snubber the circuit of Fig. 4.14 needs
to be modified as seen in Fig. 4.15. In Fig. 4.15, a switch is added to the circuit shown in
Fig. 4.14. The switch is turned on at t -- ,_T. Before the switch is turned on the
capacitor is charged to some initial voltage, Vc(AT) and can be found as
Vsw,peak -- Me(AT) = I_ * AT
C (4.16)
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During this time the diode is reverse biased it is a linear circuit, therefore
superposition applies. The resulting voltage and current can be found easily by adding
results due to Io and the initial voltage of the capacitor Vc(AT ). Using a simple second
order analysis, the capacitor voltage is
Vc(t) = Io _ sin(cot) + Vc(AT ) cos(cot)
•_ I°*AT= Io sin(cot) + cos(cot)C (4.17b)
(4.17d)
where
(4.17a)
and the inductor current is
IL(t ) = Io
Vc(AT)
(I iOOs(_t)) + I
Io*AT
Io (1-COS(cot)) + L_C
sin(cot)
sin(cot)
(4.18a)
(4.18b)
Using phasors and simple trigonometry, Equation (4.18b) can be simplified to •
where
(Jew )IL(t ) =! o 1+ !+ _. sin(cot+C2) (4.18c)
¢2 = -tan 1(L_C ) (4.18d)
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Fig. 4.15 Voltage and current responds as a current step inputs to a parallel LC and
diode circuit with the switch has a turn-on delay of tLT.
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From Equation (4.16), in case of an instant of open circuit the peak voltage
across the device can be found. The maximum discharging current through the device,
from Equation (4.18c), is limited to about twice as Io for small AT.
The above equations are only valid before the diode turns on. Similar to other
resonant circuits, the diode turns on when the capacitor voltage tries to forward bias it.
Once the diode turns on, the capacitor voltage is clipped at Vdon and Equation (4.16)
describes the inductor current. Fig. 4.15 shows the idealized waveforms.
The circuits in Fig. 4.15 describes the proposed resonant type snubber in case
of a turn-on delay. Vsw and Isw are the voltage across and the current through the
switching device. Io is the load current. With this snubber circuit, the switching device
is always turned on at zero current.
An LC circuit has been theoretically shown to limit the transient voltage and
current to finite values. The value of the snubber capacitance, Cs, can be determined
from Equation (4.16). For example, if a 200V voltage spike across the MCTs is allowed
before turn-on, the maximum possible turn-on delay and load current are l.Sus and
20A respectively, then, from Equation (4.16), Cs is found to be 0.15uF. The
Cs
capacitance of each snubber capacitor, _-, equals to 0.075uF. In other words, when the
MCT is turned on, it discharges the snubber capacitor with a worst case voltage of 200V.
The discharging current is limited by the snubber inductor. In general, the snubber
protects the device from dissipating high energy during a short fault time AT. For
example, the energy stored in the snubber capacitor is not dissipate in the switching
device, MCT in our case, but, instead, goes through the snubber inductor into the free
wheeling diode. As the snubber inductor first absorbs energy from both the snubber
capacitor and the load current, the inductor current rises from zero then passes Io up to
the peak where the diode starts to turn on and the capacitor voltage is clipped at the
diode's on-voltage, Vdon, see Fig. 4.15. The free wheeling diode discharges the inductor
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until it reachesIo, the initial energy stored in the capacitor has gone to the diode and it
can be verify by simple arithmetic.
As for the shoot through current caused by the turn-off delay, the snubber
inductor should definitely be able to limit it. The snubber inductor is designed to limit
the capacitor discharging current which is found higher than the shoot through current.
In general, instead of letting the switching device dissipate high energy during
a short fault time such as a short circuit or open circuit, the free wheeling diode
dissipates smaller energy through a longer time. The energy stored in the snubber
capacitor and inductor is assumed small and the free wheeling diode should be able to
dissipate the power. But if the energy is large that it may be over the rating of the diode,
a resistor in series with the diode will help dissipating the energy.
Note that the snubber inductor is saturable, and, therefore, will store only
limited energy as shown in Fig.4.16. Thus the free wheeling diode is not required to
dissipate very high energy when the devices are off. If a non-saturable inductor were
used, the stored energy would be much higher and the diode would not be able to discharge
all the current.
Energy Stored in a saturable inductor
:_:_._.._:;:" ..::::_ _...:_,'._:_'.._." .....
i_;i%i!i....
H
Fig. 4.16 B-H curve for a saturable inductor.
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4.4 EXPERIMENTALRESULTS
A single phase PDM converter with the proposed snubber is shown in Fig.
4.17. The low frequency current source load is implemented by connecting a series RLC
circuit which has very high quality, Q, and resonates at 4kHz.
In the ideal case, when no snubber is needed, $1 is completely on and $2 is
completely off and vice versa. This is difficult to achieve due to delays in the device
.= 0.05pF
M11
s = 10pH
D S
Fig. 4.17 An ac/ac converter With Proposed snubber Circuit.
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itself and the drive circuit. Since it is impossible to test the device at all power levels
and observe the difference in turn-on and turn-off delay, in this experiment a delay of
lp.s is created intentionally by shifting the control signal of switch $1 by l_s. This
causes both an open circuit and a short circuit at different edges of switching. This
experiment is basically a stress test. With the fast switching characteristics of the
MCT, a l_s delay can create almost a complete open circuit at one switching edge and
short-circuit at the other. The goal is to show that under this situation, with the
proposed snubber circuit, soft switching is still maintained.
In this experiment, it is more important to observe the individual devices of a
switch than the switch as a whole.
Without a snubber, the stress on Mll is shown in Fig. 4.18. Voltage and
current spikes occur at different edges. The MCTs did survive these spikes. It was
found, however, that if the voltage level was further increased misinformation was
mixed into the control logic and cause random switching. Under such conditions the
devices were then damaged. Therefore, the power level could not be increased without
any snubbing. The misinformation was believed to be due to either the voltage spikes or
the poor voltage regulation of the ac bus.
In Fig. 4.19 the voltage level was increased to a higher level than that in Fig.
4.18 without inducing misinformation into the control logic circuit because the voltage
spikes are reduced significantly using only a capacitor Cs (O.05_F) as snubber. The
current spikes, however, are still high. On the other hand, if the a snubber is just an
inductor Ls (lOp.H), the current spikes are reduced (see Fig. 4.20). Again, the voltage
level could not be increased due to the voltage spikes causing random switching.
When a combined capacitor and inductor snubber is used the voltage and
current spikes are both reduced as shown in Fig. 4.21. As the theoretical analysis
reveals, the snubber inductor slows down the rise of current through the switch and it
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takes some finite time for the current spikes to come down(which depends on the on-
voltage of the parallel diode). Therefore the current spikes in Fig• 4.21 is wider than
those shown in Figs. 4.18-4.20. The MCT is full-on before the current spikes reach the
peaks, thus the stress on the MCT is still small. Although the details cannot be shown
here, from the oscilloscope it was seen that the transient voltage finishes before current
starts to rise therefore soft switching is still maintained in spite of the delays• The
output voltage and load current are shown in Fig. 4.22.
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Anode Kelvin Current
While performing the experiments, an unexpectedly large Anode-Kelvin, IKEL,
current was found. The Anode-Kelvin is essentially a lead from the anode of the MCT in
Fig. 4.23 used for the control signal connection. In these experiments, it was found that
current circulates in the Anode-Kelvin, as shown in Fig. 4.24(b), when the devices are
conducting, and this current decreases exponentially when the devices are off. As shown
in Fig. 4.24, with the load current of 7A, there is a considerable fraction of current (==,
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1
_" ) flowing through the Anode-Kelvin. This connection, however, is supposed to only
carry the gate current. This anode-Kelvin current may be the result of current division
when the device is on, since the Anode-Kelvin is a fairly low resistance path. However,
when the device is off, this current is decaying towards zero which is thought to be due to
some parasitic capacitance discharging through the Anode-Kelvin. Whether the anode-
Kelvin current will cause failures of the device is still unknown.
In summary, the MCT is a fast switching device. When connected into a
bidirectional switch, it was able be switched at zero voltage. For such a fast device, the
difference between turn-on and turn-off delays has a potential problem of voltage and
current stress. A generalized voltage and current snubber was found to be useful in
reducing the stresses such that soft switching could still be maintained.
CATHODE
_ CATHODE
ANODE GE_ _1
ANODEKELVINCATHODE I__ ANODE
KELVIN
KELVIN I
Fig. 4.23 The MCT pin-out and symbol.
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CHAPTER V
TESTING THE MCT IN A THREE PHASE CURRENT-REGULATED AC/AC PDM
CONVERTER
5.1 Introduction
In an ac/ac PDM converter, low frequency voltage is obtained by switching a
high frequency ac link at zero crossing voltages as shown in Fig. 5.1. There are many
advantages to switching at zero voltage. For example, switching losses are minimized.
Also the switch is not required to support a step in voltage at turn-off, therefore the
converter does not need switching devices with as high as of a dv/dt rating as in a hard
switched pulse width modulation (PWM) inverter.
PDM converters can be developed using a variety of different topologies. These
include single phase converters and three phase converters with ac and dc links. One of
the most advantageous configurations for the electromechanical systems is the three
phase ac link converter.
5.2 Three Phase Ac Link PDM Converter
Figure 5.1 shows a single phase and a three phase ac/ac PDM (pulse density
modulation) converter. Although either an ac link or a dc link can be used to generate a
PDM signal, ac has advantages over dc in many aspects such as safety and isolation. A
phase voltage can be obtained by switching Sa and Sa at zero crossings of the ac link such
that a low frequency component voltage is obtained, see Fig. 5.1(a). Note that in the
PWM case the four switches are needed to get single phase. In PWM the instantaneous
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Fig. 5.1. Demonstration of single- and three-phase ac/ao converters.
average voltage is controlled by changing the pulse width. While in PDM the voltage is
controlled by changing the number of pulses. The value of each pulse equals the average
voltage of a half cycle of the ac link. A three phase PDM converter can be represented by
three low frequency voltage sources is shown in Fig. 5.1(b).
Although the PDM converter minimizes switching losses as mentioned above,
the device ratings and speed requirements, compared to those of PWM inverters, might
constitute some disadvantages of this converter.
Peak voltage requirement; The peak voltage of the ac link is higher than the dc
level for a PWM inverter. The pulse value has to be high enough so that it can be
modulated to a low frequency voltage with a wide range of amplitudes. Figure 5.2, for
example, shows the maximum possible line-to-line voltage of a PDM converter for a
given ac source. The line-to-line voltage is maximum when the phase voltages have the
maximum pulse density.
cycle has zero voltage and the other two thirds are fullwave rectified.
fullwave rectified voltage is given by
< = lV,rJ
/¢
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It can be seen from Fig. 5.2 that one third of a fundamental
The average of a
(5,1)
therefore, the average the line-to-line voltage can be approximated by a square wave as
shown in Fig. 5.2(b). The maximum possible line-to-line fundamental amplitude can be
found by using Fourier analysis. Assuming that high frequency pulses are very small in
the limit the line to line voltage magnitude becomes :
Iv, J= 2"2-g--I_s-_(21v,J)sin(cot)dcot
2_]_
6
IVLd=0.702"lvi I
0.702"lvJ = 0496"iv, 1VLLRMS= (5.2)
From (5.2), we can find the maximum fundamental rms voltage for a given high
frequency voltage source. For example, to drive a 230V motor, the peak voltage of the ac
link needs to be 464V, but only about 300V dc voltage is needed if a PWM inverter is
used. The devices used in a PDM converter must, therefore, be able to block higher
voltage than used in a PWM converter.
On voltage Drop: Since most the existing fast switching devices do not block
high reverse voltage, a series diode is needed when there is reverse voltage like in an
ac/ac PDM converter. A bi-directional switch consisting of two switching devices and
two diodes is usually used, as shown in Fig. 5.3. When on, the switch can conduct
Fig. 5.2
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v
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(a) Example of maximum possible fundamental, line-to-common, Vao, and
line-to-line voltages, Vba.(b) maximum possible equivalent line-to-line
voltage.
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Fig. 5.3 implementation of a Bidirectional switch for (a) ac link
inverters
converters (b) dc link
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current in both polarities. The on-voltage drop equals to the sum of the on-voltage of a
device and a diode and is high when compared to PWM inverters. In a PWM inverter
there is only one switch voltage drop as shown from the switch implementation of Fig.
5.3(b). The additional voltage drop in the PDM converter causes high conduction losses.
There is no advantage of using a PDM converter if the conduction loss alone is higher
than the total losses of other similar converters.
Critical switching timing; The time between two zero crossings of a 20kHz ac
source has only 25us. As pointed out in earlier, turn-on of one switch and turn-off of
the other in one leg (e.g. Sa and Sa ) of a three phase PDM converter must be completed
instantaneously, otherwise an instant of short or open circuit in one leg will happen.
With the proposed snubber circuits, a small error of =1us in switching timing is
allowed, but the devices are still required to be able to support high di/dt and dv/dt and
have fast turn-on and turn-off time.
A general comparison of the features and disadvantages of the PDM converter
and a PWM inverter is given in Table 5.1.
An ideal device for ac/ac PDM converter will have high voltage blocking
capability, fast switching times and low on-voltage drop. Thus, the disadvantages of the
ac/ac PDM converter limit the choices of switching devices. The features of the MCT
makes it the most promising candidate for this application.
5.3 Current Regulated Ac/ac PDM Converter
Current regulation is a simple method of implementing feedback control on
power converters. The output current is controlled so that it follows the command or
reference current.
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Thesedisadvantageshave
to be consideredin order
to designa betterac/ac
PDMconverter.To
overcomethemspecific
demandson thedevice
ratingsmustbemade.
VoltageSource
PeakoffVoltage
Acrosseachswitch
Critical sw!tching timing
Numberof devices
Soft switching
OnvoltageDropof each
device
ThreePhase
ac/acPDM
Converter
HighFrequency
ac link
= 2 * VLL
Yes
Three Phase
PWM Inverter
DC Link
=1.4 * VLL
No
12 switching
devices and 12
diodes
6 switching
devices and
6 diodes
Yes No
either 1
switching device
or diode
1 switching
device and 1 diode
TABLE 5.1. A General Comparison Of PDM and PWM Technique
5.3.1 Single-phase current regulation
Figure 5.4 shows the control scheme for a single-phase current regulated
ac/ac PDM converter. Since the load current is not fast changing compared to the high
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frequencyac link, the error current ,eia, is sampled only at the rising edges of the zero
crossings of the ac source rather than at every zero crossing. When the error current
eia is negative, a positive voltage pulse will force the increase in the output current
la,and the opposite for positive eia., An example waveforms of la, la* and Van is
demonstrated in Fig. 5.4.
1}Switchin0 frequency; In a similar current regulated PWM inverter, a
hysterisis comparator is used so that the switching states will change only when the
error current is above some value. Otherwise the switching frequency becomes
unboundedly high and might eventually damage the switching devices due to thermal
dissipation. In PDM the maximum switching frequency is limited to twice as that of the
ac link i.e. about 40kHz. With a two state (positive-negative) comparator, the total
number of switchings in a PDM converter is significantly higher than a PWM inverter
because it is essentially the number of zero-crossings of the ac source. A PDM
Two Slato Vin
Comparator
•?,Ia -J _ PDM" , converter
Ia
I
Fig. 5.4 Current regulation of a single phase PDM converter using a two state
comparator.
converter with two state switching and an LR load with low frequency back emf (see Fig.
5.6) is simulated and the result is shown in Fig. 5.7. As can be seen from the voltage
waveform, the switching states have to change every cycle, the number of switchings is,
therefore, 40,000 per second (in fact it is slightly less than that because the switching
state remain unchanged when eia has a positive-to-negative or negative-to-positive
transition.)
To minimize the number of switchings, a three state comparator (as shown in
Fig. 5.5) can be used. In this case a zero-state describes the error current within a
small tolerance. During the zero-state, a switch in one leg remains on for a full ac
cycle. The average voltage applied to the load over this cycle is zero and the number of
switchings is then zero. The same circuit used for simulating two-state switching is
simulated with three state switching and is shown in Fig. 5.8. In this particular
example, zero state is considered when the error current is within 3% of the peak
Threestate | V.
Comparator f In
Ia .4 _ PDM
- ' converter
Iaa .
F_g. 5.5 Current regulation of a single phase PDM converter using a three state
comparator.
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command current. It can be seen that the switching states do not change as often as in
Fig. 5.7 and the current has less ripples. In the experimental result, however, the
three state comparator is not used.
2) Hioh frequency ac source; A Mapham inverter [10] is used in both of the
simulations and experiment. As seen in Figs. 5.7 & 5.8, the ac voltage does not have
constant peak value every cycle, this is because the Mapham inverter was not acting like
an ideal voltage source. A step change in load current can cause transient voltage in the
output of the Mapham inverter.
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Fig. 5.6 Single-phase current regulated PDM converter to be simulated.
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5.3.2 Three-phase current regulation
Figure 5.9 shows the circuit of a three-phase ac/ac PDM converter with a
simplified block diagram of the controller. By the same principle as in the single phase
case, each line current in the three phase ac/ac converter is regulated independently
according to the error currents eia, eib and eic. Note that the error current eic is
calculated from eia and eib. These errors currents are only needed to sample at the
rising edges of the zero-crossings of the high frequency ac link.
With current regulation this converter acts like a three phase current source.
When used in utility interfacing, the command currents should be in phase with the
voltage from the power companies so that it can transmit energy with the maximum
power factor.
When used as an induction motor driver, this converter regulates the stator
currents. That is, the stator current is directly controlled and follows the command
currents. Using plain three phase sinewaves as the command current does not efficiently
control, the flux ('_'m) and output torque (Te). With current regulation, however, this
converter becomes portable and compatible with other control methods such as vector
controls. As shown in Equation (5.3), controlling the direct-axis current, ids, and the
quadrature-axis current, iqs, can directly control the flux and torque of the induction
motor.
Te = K ]_mliqs = K' iqs ids (5.3)
The command currents la*
current information using Equation (5.4).
controlled by a outer loop.
la*
and Ib* can be calculated from the flux or stator
Therefore la* and Ib* are considered being
.S*
lop (5.4a)
lb
+
CONTROL
_CAND
ISOLATED
Mcr GATE
DRIVE
CIRCUITS
Vin
I ZERO
-'- CROSSING
D_
]
(a)
Sa
Sa
Sb
Sb
Sc
Sc
88
(
Vin
20kI:
,)
T
-I 2
-q
1
Sa
q
l
• Sb I
1
ru l
1
(b)
Vc
Cs
C
Fig. 5.9 (a) Implementation of a three phase current regulated ac/ac PDM converter.
(b) the three phase PDM bridge
.S* .S *
where _, Iqs
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.S * 1 .S *
Ib*=-'-_-rods- _" ICls (5.4b)
are in the synchronous reference frame.
If speed control is desired, an outer speed control loop will be needed to find the command
torque.
5.4 THE DRIVE CIRCUIT
As mentioned in Chapter Three, the MCT needs a gate drive circuit that can
provide a rise time of 200ns or less. Six isolated drive circuits need to be used in this
experiment. Although a drive circuit using discrete components was designed tested in
Chapters Two and Three, a new drive circuit as shown in Fig. 5.10 consisting of ICs is
more cost effective and compact especially when six of them are needed. The output
voltages are -12V and +16V.
Drive Circuit
+15V
i 1
"M-L / " -12V
I I -I ,l I
-I 5v
Fig. 5.10 The MCT and IGBT drive circuit used in the ac,/ac PDM experiment.
5.5 Experimental Results
This experiment is set up as the block diagram shown in Fig. 5.9(a), (b). A
resonant (Mapham[10]) inverter is used to supply a 20kHz ac source, Vin. The
Maphaminverter is not a ideal voltage source, especially when driving a non-linear load
like a PDM inverter in which the direction of the current changes so often. Because of
this non-ideality during some transients the voltage is not symmetrical about the
horizontal axis as will be seen later. Also due to the thyristor rating in the Mapham
resonant inverter, the ac link voltage and frequency can only go up to 120V and 15kHz
when driving the 5hp induction motor.
Fig. 5.9(b) shows the three phase PDM bridge with six bi-directional
switches. Each switch in phase C consists of MCTs and diodes as shown in Fig. 5.2.
However, switches in phase A and B are made of IGBTs and diodes. Each switch is
protected by the snubber capacitor, Cs, which keeps the inductive load current
continuous in case of an instant of open circuit which would damage the devices. The
saturable snubber inductor, Ls, protects the devices from high shoot through current.
However only switches made of IGBTs are protected by the snubber inductors because
MCTs have "high d_'dt rating and good hard-turn-on capability capacitors allow[ing] use
of a snubber consisting of a capacitor alone" [9].
Figure 5.11 (a) shows the voltage across Sc. Although the ac link voltage, Vin,
is not well regulated due to the non-ideality of the Mapham inverter, with the current
feedback control, line current Ic is sinusoidal as shown in Fig.5.11 (c). The stator
inductance filtering the high frequency component makes the current ripple very small
and be neglected. The reference current Ic* is not shown and it is not needed because the
error current eic is obtained from eia and eib (see Fig. 5.9).
From Fig.5.1 l(b), an expanded vertical-axis view of Fig.5.11 (a). It can be
seen that the on-voltage of a bi-directional switch that is made of MCTs is about 2.1V and
stays fairly constant for a wide range of the current through it. When compared with
MCTs, the switch that made of IGBTs has significantly higher on voltage drop, close to 4V
at 11A, which increases with current as shown in Fig. 5,12(a).
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The switching characteristics of an individual MCT are shown in Fig. 5.13 and 5.14.
Figure 5.15 (c) shows the instantaneous power dissipated in the MCT and the worst
switch loss is found to be =.17mJ during that particular time. The actual on-voltage
drop is less than 1.3V at 11A as shown in Fig. 5.14 (a). As explained earlier,
6,01
  o//llI
:_ -4.0 --
c_
"6.0--I ' ' '' ''''' I'''' ' '' ' ' I a . l' ' ' ' ' ' I' ' , I , , , , I I
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Fig. 5.12 (a)Details of voltage across a switch made of IGBTs, (b)current through the
switch.
whenever a bi-directional switch is at zero volts, the individual MCT in the switch is
turned on at half of the peak voltage of the ac link. This is because of stored charge in the
parasitic capacitors of the anti-parallel diodes. Therefore, in Fig. 5.13 the voltage
across the MCT before turn-on is not zero.
Figures 5.15(a) and (b) show the details of voltage and current of the switch
Sc. In Fig.5.15(b), currents steps about 12A each time the MCT is turned on or off.
During the particular time shown in Fig. 5.15, the ac link voltage is unsymmetrical
about x-axis. Therefore, at some points the switch is turned off a little before or after
the zero crossing because the zero-crossing detector was unable to response fast enough
to the randomly distorted sinewave. If an ideal ac link was available, this problem would
not happen. It can be seen that the switch is able to switch at zero voltage. The switching
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Fig. 5.16 The line-to-line voltage, Vbc.
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losses are still expected to be small due to the small voltage and short rise and fall time
of the current during switching.
Figure 5.16 shows the line-to-line voltage, Vbc. It has the same peak value as
the phase voltage, Vco shown in Fig. 5.10(a), but has a higher density.
Estimated efficiency : The power input to the Mapham inverter can easily be
calculated from the dc voltage and current applied. It was found to be about 700W at a
standard operation point. The low frequency three-phase output power was found to be
about 200W using two-wattmeter method. Therefore the efficiency is about 29%.
However, the efficiency of the three ac/ac PDM converter is difficult to measure because
the input power from the high frequency ac source cannot be measured with an ordinary
wattmeter. It is believed that most power lost in the Mapham inverter due to high
resonant current. As the nature of a Mapham inverter, higher load yields higher
efficiency (see Appendix 3). The power losses in the PDM converter are estimated in
the following.
First, consider the average current through each leg of the converter. This
current equals to the peak of the phase current multiplied by 2/_:
.2
lavg =lpeak _ (5.3)
2
=13" --
= 8.28 A
One switching in each leg has to be on for any given time. Therefore the conduction
Ioss,Pcond, in each leg equals to the on-voltage drop of the bi-directional switch (the
diode and the MCT or IGT) multiplied by the average current:
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Pcond = lavg * Von (5.4)
The on-voltage of those made of each MCT is _1.9V (Fig. 5.11(a)), and that of an IGT is
--3.5V (Fig. 5.12(a)). Therefore the total conduction loss of the PDM bridge is
Pcond =8"28A*(1"9V+3"5v+3"5v)
= 74W
Under accurate zero-crossing switching, the conduction loss is dominant to the switching
losses. From 5.14(c) the worst switching loss was 0.17m J, even it were to happen
every time it switches the loss would only be 15kHz * 0.17mJ = 2.55W, but it should
be much smaller and can be ignored.
calculated as:
So, the efficiency of the PDM converter can be
Pcond
eff % = (1 - Pcond + Po )* 100%
= 73%
This is, however, a little higher than the actual efficiency because there are always
switching losses in the PDM converter due to not switching at zero voltage.
In conclusion, the MCTs connected in a bi-directional switch configuration
performed satisfactorily in an ac/ac PDM converter. It is especially better than other
devices when used in applications that require critical timing and high voltage blocking
capability. The output current of the PDM converter is well regulated by the current
feedback scheme presented in this Chapter. Incorporation of this converter with some
other control methods will be considered as future work.
For this ac/ac PDM to be tested with full power, a well regulated 20kHz
voltage source is needed. As an attempt to run this ac/ac PDM converter at high power,
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the 10kW Mapham Inverter from NASA Lewis Research Center was used. Unlike the
converter at the University of Akron the voltage of this Mapham inverter could not be
dv
increased gradually causing a high _- across the device when the converter was connected
to the ac link. The controller was not able to respond safely to the transition causing a
few MCTs to be damaged during start-up. The circuit was then modified to the circuit
dv
shown in Fig. 5.17. The switch 'PW' was place before the LC tank so that the _" across
the bridge was limited. To ensure the clock signal 'clk' is stable, the switch 'EN' was not
opened until the ac link voltage was stable. In other words, the gating signals remained
unchanged until 'EN' is opened. The starting sequence is turn on 'PW' first then 'EN'.
More MCTs were damaged as the voltage on the ac link was increased. It was
suspected that this damage was caused by a loose connection between a control signal and
a drive circuit. Unfortunately, these failures depleted the supply of MCTs, and,
therefore, it was not possible to run the converter at full power.
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Fig. 5.17 The ac/ac PDM converter with a modified starting sequence.
CHAPTER VI
SUMMARY AND SUGGESTED FUTURE WORK
6.1 Summary
As semiconductor technology rapidly progresses, the speed and power density
of many devices have enabled many power electronics systems to operate at higher
frequencies and power. The advantages of using high frequency ac power distribution in
space application has been studied. Other than making high voltage more safe, reducing
component sizes and weights and easily providing isolation, the high frequency ac link
can also be used as a voltage source for ac/ac pulse-density-modulation (PDM)
converters.
An ac/ac PDM converter directly modulates the high frequency ac source to a
several orders of magnitude lower frequency such as 60Hz. The 20kHz component is
usually filtered by the load like an induction motor. The major advantage of using a PDM
converter is the zero-crossing switching topology which minimizes the switching losses.
The ac/ac PDM converter requires high speed switches that has bi-directional
current conduction and voltage blocking capabilities. The configuration of a bi-
directional switch is discused in Chapter Two. For the best performance of the ac/ac
PDM converter needs switching device that has low on-voltage drop and fast switching.
Among the existing power devices, a MOS-Controlled-Thyristor (MCT) was found to be
the best candidates for this application. The MCT is a newly emerged power device which
has the best features of a MOSFET and a thyristor.
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An initial test was made at 600V/60A MCTs under hard switching. In spite of
the MCTs having such a high power handling capability the MCTs have, failures at low
voltage and current were experienced. It was noticed in order for the device to operate
safely, the the gate drive has to have a fast rise-time of about 200us at turn-off. A
discrete gate-drive circuit for MCTs was developed and used for most of the experiments
in this research.
In the dc chopper experiment in Chapter Three, the MCT was switched at about
100V and 20A at 20kHz, the devices performed satisfactorily without needing a snubber
circuit. Turn-off time is about 1us at 20A and which constitute a major loss in the hard
switching experiment. At 30kHz the MCT's turn-off loss increased and caused
temperature to rise which further increased the current fall-time, thus thermal run-
away occurred. With a turn-off snubber the problem was avoided.
After the hard switching experiment, the device was tested under zero-
crossing switching in a single phase ac/ac PDM converter. In Chapters Two and Three
and the MCTs were shown to be able to switch at zero volts easily while connected in a
bi-directional switch configuration Although zero-crossing switching topology
minimizes switching losses, it was noticed that a difference in turn-on and turn-off
delay may harm the devices due to the voltage and current spikes. In practice,
completing turn-on of one switch and turn-off of the other at the same moment is
difficult to achieve. A bi-directional snubber circuit was designed to protect the device
against voltage and current spikes caused by the turn-on and turn-off delays. The
snubber circuit limits the magnitude of voltage and current spikes and dissipates the
energy that would otherwise be dissipated by the MCTs.
Chapter Five presents the experimental results of a current-regulated three-
phase ac/ac PDM converter made of IGBTs and MCTs. One leg of the PDM converter used
MCTs and the other two used IGBTs. MCTs and IGBTs have similar characteristics but the
102
overall features of an MCT such as low on-voltage are better. In the experiment, it was
found that the conduction loss of a hi-directional switch made of MCTs is significantly
lower than one made of IGBTs. The output currents of the PDM converter are well
regulated by the current feedback scheme.
The ac converter was built using 600V/75A MCTs and 600V/25A IGBTs. The
converter is designed and is expected to drive a 5hp induction motor at full load.
However, due to a latching problem in the Mapham inverter at high load, the converter
was not operated at the motor full power level. The thyristors used in the the Mapham
inverter have a turn-off time of 15_s which is marginal when the inverter is switched
at 20kHz. Although, the resonant frequency of the inverter has been reduced to 15kHz so
that it allows more time for the thyristors to regain the blocking capability, they still
latch as the temperature increases. Under this circumstance, the ac/ac PDM converter
has not been tested under full load.
6.2 Suggested Future Work
Being rated at such a high power level, this converter should be tested with
higher power such as 5hp.
To made the converter more practical as an induction motor drive, the
command currents of the induction motor can be calculated from the flux, torque or
speed information. Applying control methods to this converter is considered as future
work.
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
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APPENDIX I
MCT DATA SHEET
P-CHANNEL MOS CONTROLLED THYRISTOR (MCT), MCTA75P60.
Features: • MOS Insulated Gate Input
• Gate Turn-Off Capability
• 1000 Amp Current Capability
• 120 Amp turn-Off Capability
• Vtm= 1.3@1=75A
GATE
ANODE
KELVIN
MAXIMUM RATINGS, Absolute-Maximum Values (Tc = 25°C)
Peak Off-State Voltage VDF_
Peak Reverse Voltage VRRM
Cathode Current Continuous @Tc = 25°C Ic25
@Tc = 90°C Ic90
Non-repetitive Peak Cathode Current ITSM
Peak Controllable Current ITC
Gate-Anode Voltage Continuous VGA
Rate of Change of Voltage (Vga = +15) dV/dT
Rate of Change of Current (Vga - -10V) dl/dT
Power Dissipation Total @Tc = 25oc PT
-6OO
+10
120
75
1000
120
+ 20
10000
1000
2O8
V
V
A
A
A
A
V
V/us
A/us
W
Power Dissipation Derating Tc > 25°C
Operating and Storage Junction
Temperature Range
Maximum Lead Temperature for
Soldering
Tj, TST G
TL
1.67
-55 to +150
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W/oC
o(3
260 °(3
ELECTRICAL CHARACTERISTICS,
At Case Temperature (Tc) = 25oc unless otherwise specified.
CHARACTERISTICS SYMBOL TEST CONDITIONS
The test circuit in Ficj. A1.1.
Peak Off-State IDRM VAK = -600V, T C = 150oc
Blocking Current VGA = +15V T C = 25°C
Peak Reverse IRRM VAK = + 5V, T C = 150°C
Blocking Current VGA = +15V T O = 25°C
On-State Voltage VTM IC = IC90, TC = 150°C
T O = 25oc
Gate-Anode Leakage IGAS VGA = + 20V
Current
Input Capacitance Cis
Output Capacitance Coss
Current Turn-on td(on)i
Delay Time
Current Rise Time tri
Minimum Rise Time t(ot)
td(off)i
tfi
Current Turn-off
Delay Time
Current Fall time
Turn-off Energy Eoff
Thermal Resistance ReJC
VAK -- -20 V Tj = 25oC
VGA = +15 V
L = 50uH,
Rg = 1_, VGA
Tj = 125oc
I¢ = Ic9 o
= +15V,-10V
YAK = -300V
LIMITS UNIT
MIN TYP MAX
I
--- 3 mA
- - - 100 uA
--- 4 mA
- - - 100 uA
--- 1.3 V
--- 1.4
- - - 200 nA
TBD - - -
. . . . . . .
" " " o5
1 1 nF
TBD nF
400 ns
500
700
1.4
15
.6
ns
us
ns
us
mJ
oC/W
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-_OOV
50uH f RUR880
+ 15V
OV ANODE
KELVIN h,NCX3E
- lOV
trise = 100ns
Fig. A1.1 Manufacturer's Test circuit for MCTA75P60.
Handling Precautions for MCTs
MOS Controlled Thyristors are susceptible to gate-insulation damage by the
electrostatic discharge of energy through the devices. When handling these devices, care
should be exercised to assure that the static charge built in the handlers body
capacitance is not discharged through the device. MCTs can be handled safely, if the
following basic precautions are taken:
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1. Prior to assembly into a circuit, all leads should be kept shorted together either
by the use of metal shorting springs or by the insertion into conductive material
such as *"ECCOSORB LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used
should be grounded by and suitable means - for example, with a metallic
wristband.
3. Tips of soldering irons should be grounded.
4. Devices Should never be inserted into or removed from circuits with power on.
5. Gate Voltage Rating- Never exceed the gate-voltage rating of VGA. Exceeding the
rated VGA can result in permanent damage to the oxide layer in the gate region.
6. Gate Termination - The gates of these devices are essentially capacitors. Circuits
that leave the gate open-circuited or floating should be avoided. These conditions
can result in turn-on of the device due to voltage buildup on the input capacitor
due to leakage current or pickup.
7. Gate Protection - These devices do not have an internal monolithic zener diode
from gate to emitter. If gate protection is required, an external zener is
recommended.
* Trademark Emerson andCumming, Inc.
APPENDIX II
THE SCHEMATICS OF THE PDM CONTROL CIRCUIT
The appendix is for the documentation of the three phase ac/ac controller.
Figure A2.1 is the controller that provides the switching state. In this circuit
if current limit signal, LMT, is high this circuit will shut off the PDM converter by
opening the top three switches $1, $2 and $3 and close the lower three switches. With
the jumper "Jump 1" open this circuit functions as a current regulated controller that
shown in Fig. 5.8(a). With "Jump 1" closed, the current feedback is disabled and the
command currents becomes command voltages to be modulated by the triangle wave
"TRI". The frequency of "TRI" is 1/16 of the ac link frequency. The circuit for the
"TRI" signal is shown in Fig. A2.2.
Figure A2.3 shows the circuit that generates LMT which is high when the
magnitude of the current flowing in to the converter is over the preset current level.
Figure A2.4 is the pinout for interfacing between the converter and the control
circuit. The interface connector is a 14 pin dip connector.
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APPENDIX III
ANALYSIS AND SIMULATION OF THE 20KHZ AC SOURCE
THE MAPHAM INVERTER
Introduction
Traditional ac sources are obtained from synchronous generators, as shown in
Fig. A3.1. The magnitude and frequency of the output voltage, Vo are controlled by
adjusting the magnetizing field current, If, and shaft speed, co, respectively, of the
generator. The advantage of using a synchronous generator is that the output voltage is
almost independent of the load, i.e. it is close to an ideal source. However it involves
mechanical to electrical power conversions which causes significant of energy losses. As
the machines are basically made of iron and copper, they are always bulky and heavy.
The prime movers, like a turbine or dc motor, are also very heavy. If high frequency
voltage outputs are wanted, a machine would require hundreds of poles that makes the
itself even bigger. Such a system is impractical in many applications where space is
limited.
In the era of power electronics, a resonant inverter can be used to generate ac
in a more convenient way. A dc/ac inverter is made using semiconductor devices,
inductors and capacitors. Compared to a synchronous generator, a dc/ac inverter is
order-of-magnitude better in terms of cost effectiveness, portability, controllability,
power density and efficiency. There are different kinds of resonant inverters, but the
principles of how they are operated are the same. The fundamental frequency of the
output voltage of a resonant inverter is the same as the switching frequency provided by
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Fig. A3.1 Using a synchronous generator to generate ac voltage.
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the control circuit. In most resonant inverters, fully controlled switching devices, like
BJTs, MOSFETs etc., are switched so that a square voltage of current is applied to a
series or parallel resonant LC circuit. The switching frequency is close to the resonant
frequency of the LC circuit which filters the harmonics. The distortion and magnitude of
the output voltage of a resonant converter is dependent on the load. For example, a heavy
load, which decreases the quality, Q, of the resonant tank, thus causing more harmonic
distortion and antenuating the magnitude.
A Mapham inverter[10], as shown in Fig. A3.2, is an improved resoflant
inverter which is designed to have a better voltage regulation and less harmonic
distortion. Another advantage (disadvantage in some cases) of using such a inverter is
that thyristors can be used as the switching devices meaning higher power density and
easier to drive. Detailed features and analysis of this inverter can be found in [10] and
the related literatures.
I L1
Vdc _ D1
I Cr I ( Lrl_
Vc
2
J
Lr2
_T-- Q2
C
+
Vc
Linear or
Non-Linear
Load
Fig. A3.2 Using a Mapham (resonant) inverter to generate ac voltage.
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The analytical expressions for the capacitor voltage and inductor currents are
very complicated. However, the waveforms of currents and voltages of this inverter can
be obtained by simple qualitative piece-wise linear analysis. At no load, assuming a no-
loss case, the positive and negative areas under ILl are equal, thus energy that leaves the
battery is same as what goes in. The capacitor current IC equals to ILl - IL2, and its
voltage is integral of IC. The thyristors are switched above the resonant frequency, _0r,
where
1
('Or= "yL'r:-rC (A3.1)
so that one thyristor will not be fired while the other is still conducting, see the current
inductor current waveforms, ILl and ILZ. in Fig. A3.3 The resonant frequency is usually
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chosen to be around 213 of the switching frequency, 0_s. Note that there is sometime
when both the inductors are conducting, thus the capacitor sees two inductors in
parallel, therefore resonant frequency during that time becomes
1 (A3.2)(or' -- r--
Cr
= 1.414 * cor
However, it occupies only a small portion of a cycle especially when the inverter is
loaded. The current and voltage waveforms of this inverter operated at no load are
sketched in Fig. A3.3. Although IC is a distorted sinewave, the capacitor voltage,V C, has
only small distortion because it is the integral of IC which smooths out the high
frequency components.
Turn-off of the thyristors is a natural commutation process as one thyristor
current always crosses zero before the other one is fired. Unfortunately, this inverter
has a potential latching problem. If one thyristor is triggered and the other is still
carrying current, they will latch on. Under no-load condition or an undamped system,
the thyristor turns off at zero current within about -- seconds. As the inverter is
(or
loaded by a resistor, time taken for the current to reach zero becomes to about -- ,(od
where c0d is called the damped frequency and defined as
_/ Zo. 2C°d = (or 1 - (_-_) (A3.3)
z°= r
Zo is the characteristic impedance,
(A3.4)
But the characteristic impedance also change when both inductors are conducting.
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I LI_
I L2
VC
2_
k/ V V b
Fig. A3.3 Idealized waveforms of currents and voltage of a Mapham inverter in steady
state under no load.
Zo' : _It---2J : 0.707* Zo (A3.S)
y Cr
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To avoid this latching problem, the damped frequency, cod, should be less than the
switching frequency, cos, therefore
COs< cod (A3.6)
For example, if Lr = 121_H, Cr = 31_F and cos = 125,664 rad/s, then, from (A3.3) and
(A3.6), R should not be less than 3. I _. But if the changes of characteristic impedance,
and damped frequency were taken into account R should be slightly bigger. With R equal
to 4 _, simulation of this inverter is shown in Fig. A3.4. The dc voltage, Vdc, used in
this simulation is 200 V. The peak output voltage, VC, is 21S V, therefore, this
inverter is delivering about S.SkW. However, in the actual situation this converter
cannot deliver that high of power because the turn-off time, tq, of the thyristors has to
be considered. The turn-off time is the time for the thyristor to regain voltage blocking
capability. In fact, the turn-off time, tq, in our case is slightly smaller because the
thyristors are naturally commutated.
From the simulation, the negative inductor current last for about 411s, which
means the thyristor has to block the forward voltage in 4llS. For a fast thyristor the
turn-off time is about I Slls. With a I0_ load there is enough time for the device to
turn off, see Fig. A3.S. The peak of the output sinewave is _ 220V, therefore, the power
delivered to the I0 _ load is approximately, 2.4kW. As mentioned before, a Mapham
inverter has a better voltage regulation than other resonant inverters, from the
simulation as shown in Fig. A3.6, the change of voltage from no load to a 10 (2 load is
only_ S V out of 220V.
The efficiencyof thisconverter isquite dependent on how much itisloaded.
The more the inverterisloaded the higherthe efficiency.As the inverterisloaded,the
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negative current, which conducts through the anti-parallel diodes, decreases while the
positive current increases only slightly. The reduced current can greatly reduce core
and copper losses.
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Fig. A3.4 The simulation of a Mapham inverter with a 4 £_ load connected.
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Fig. A3.5 The simulation of a Mapham inverter with a 10 D load connected.
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Fig. A3.6 The output voltage regulations at different loads.
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The Mapham inverter discused above can easily drive a linear load with fairly
good regulation and negligible distortion. However for a non-linear load, like an ac/ac
PDM converter, there is a latching problem even in low power level. From the above
analysis, the Mapham inverter can deliver _ 2kW to a resistive load, but driving a non-
linear load can reduce the maximum power output.
Consider a the single phase current regulated PDM converter loading the
Mapham inverter as shown in Fig. A3.7. The output voltage of the PDM converter Vo is
filtered by the inductor, L, so that the load current IR, has less ripple current. In the
simulation, L and R are chosen to be 5mH, and 2.5£2, respectively. The resistor current
IR is regulated to 16 sin(754 t) A, then the output power is only 320W. From the
simulation shown in Fig. A3.8, each time the Vo switches polarity, there is transient
inductor current and capacitor voltage between 0.0018s to 0.0026s. During the
transient time, as seen in Fig. A3.8(a), the turn-off time for the thyristor can become
so small and cause the thyristor re-triggered.
Mapham
Inverter
L r =12_H
Cr = 31_F
+
VC
$1 J L I
Vo_ ,_ R
Ia $1
Fig. A3.7 A Mapham inverter loaded by a ac/ac PDM converter.
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Moreover, the output voltage of the inverter is not well regulated during that time(Fig.
A3.8(b)). Therefore, this "2kW" inverter cannot deliver 320W to a non-linear load
like the PDM converter.
To avoid this latching problem, one can increase the energy size of the
resonant tank by decreasing L r and increasing Cr. By doing that the characteristic
impedance decreases and the output voltage of the inverter will be more stiff. However,
current and power rating of the thyristors and diodes in the inverter need to be higher.
A simulation result with Lr and Cr equal to 6BH, 61_Fis shown in Fig. A3.9. The output
voltage of the Mapham inverter, Fig. A3.9(b), is better regulated than in Fig. A3.8(b).
It can be seen in Fig. A3.9(a), the turn-off time is more consistent and longer compared
to that in Fig. A3.8(a).
For the circuit with Lr and Cr equal to 6pH and 61_F, the inductor current is
twice as much as the one with Lr and Cr equal to 12BH, 31_F, the increased current can
also cause high thermal dissipation in the thyristors and latch the devices. Putting
thyristors in parallel can spread the inductor current and, therefore, the thermal
dissipation, but the size and cost effectiveness of the inverter becomes questionable.
Another kind the non-linear load is shown in Fig. A3.10. This non-linear load
does not lower the power rating of the Mapham inverter. In the steady state, the
inverter sees a square wave load current with the magnitude of average<Vo>/R. The load
resistor and the filter inductor equal to 10,Q and 2mH respectively. The power output is
the same as if a 10_Q load connected to the Mapham inverter directly. The simulation
results are shown in Figs. A3.1 1 and A3.12. Since this load is high impedance, the
resonant frequency of the inverter is not affected by the load as in the linear load case
mentioned above. The inductor current is equal to the no-load current plus the dc offset
IR (see Fig. A3.1 1).
Fig. A3.8
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Simulation of the Mapham inverter loaded by a ac/ac PDM converter.
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Fig. A3.9 A simulation result with Lr and Cr equal to 61_H, 611F.
Mapham
Inverter
L r = 12 I_H
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Fig. A3.10 A Mapham Inverter loaded by a full-wave rectifier
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Fig. A3.11
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The current of the resonant inductor, Lr, and output voltage of the Mapham
inverter shown in Fig. A3.10
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Fig. A3.12 The output current, Io, of the Mapham inverter in Fig. A3.10.
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Although the Mapham inverter used in this research was supposed capable of
delivering 2kW, because the PDM converter was a non-linear load, the inverter was not
able to provide full power to the PDM converter. The efficiency was estimated to only
40%. With a resistive load of 10 D, the efficiency had been measured to _, 90%.
